NDLI: Energy characterization based on clustering

Content Provider	IEEE Xplore Digital Library
Author	Mehta, H. Owens, R.M. Irwin, M.J.
Copyright Year	1996
Description	Author affiliation: Dept. of Comput. Sci. & Eng., Pennsylvania State Univ., University Park, PA, USA (Mehta, H.)
Abstract	We illustrate a new method to characterize the energy dissipation of circuits by collapsing closely related input transition vectors and energy patterns into capacitive coefficients. Energy characterization needs to be done only once for each module (ALU, multiplier etc.) in order to build a library of these capacitive coefficients. A direct high-level energy simulator or profiler can then use the library of pre-characterized modules and a sequence of input vectors to compute the total energy dissipation. A heuristic algorithm which performs energy clustering under objective constraints has been devised. The worst case running time of this algorithm is O(m/sup 3/n), where m is the number of simulation points and n is the number of inputs of the circuit. The designer can experiment with the criterion function by setting the appropriate relative error norms to control the "goodness" of the clustering algorithm and the sampling error and confidence level to maintain the sufficiency of representation of each cluster. Experiments on circuits show a significant reduction of the energy table size under a specified criterion function, cluster sampling error and confidence level.
Starting Page	702
Ending Page	707
File Size	720540
Page Count	6
File Format	PDF
ISBN	0780332946
ISSN	0738100X
DOI	10.1109/DAC.1996.545664
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	1996-06-03
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Computational modeling Clustering algorithms Permission Energy dissipation Libraries Circuit simulation Error correction Sampling methods Capacitance Switches
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

IRSIM: An Incremental MOS Switch-Level Simulator

Power-aware FPGA packing algorithm

Power Estimation of Cell-Based CMOS Circuits

Profile-driven Program Synthesis For Evaluation Of System Power Dissipation

Histogram based correction of matching errors in subranged ADC

A power modelling and characterization method for logic simulation

On Derandomizing Probabilistic Sublinear-Time Algorithms

Analyzing and improving clustering based sampling for microprocessor simulation

Power play-fast dynamic power estimation based on logic simulation

Energy characterization based on clustering

Similar Documents

IRSIM: An Incremental MOS Switch-Level Simulator

Power-aware FPGA packing algorithm

Power Estimation of Cell-Based CMOS Circuits

Profile-driven Program Synthesis For Evaluation Of System Power Dissipation

Histogram based correction of matching errors in subranged ADC

A power modelling and characterization method for logic simulation

On Derandomizing Probabilistic Sublinear-Time Algorithms

Analyzing and improving clustering based sampling for microprocessor simulation

Power play-fast dynamic power estimation based on logic simulation

Energy characterization based on clustering