NDLI: Design and Evaluation of a Hardware on-line Program-Flow Checker for Embedded Microcontrollers

Content Provider	IEEE Xplore Digital Library
Author	Ottavi, M. Pontarelli, S. Leandri, A. Salsano, A.
Copyright Year	2006
Description	Author affiliation: Dept. of Electr. & Comput. Eng., Northeastern Univ., Boston, MA (Ottavi, M.)
Abstract	This paper investigates the effects of a class of transient faults, the so-called single event upsets, on the execution of programs in typical microcontroller architecture as can be found on a system on chip for embedded applications. It is observed that the consequences of targeting the registers used in the control flow can cause unexpected jumps of the program and consequent heavy effects on the results or the freeze of the microcontroller. A novel hardware based control flow checker is then introduced and implemented on an FPGA test bed together with the microcontroller core and fault injection circuitry. The FPGA implementation allows to dynamically and quickly injecting faults on the microcontroller whereas the results of the fault injection campaign allow to evaluate the fault coverage of the proposed method with a high degree of flexibility
Starting Page	371
Ending Page	379
File Size	148113
Page Count	9
File Format	PDF
ISBN	076952706X
ISSN	15505774
DOI	10.1109/DFT.2006.21
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2006-10-04
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Hardware Microcontrollers Circuit faults Field programmable gate arrays System-on-a-chip Testing Single event upset Registers Radiation hardening Fault tolerant systems
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

SEU simulation by fault injection in PSoC device: Preliminary results

FT-UNSHADES-uP: A platform for the analysis and optimal hardening of embedded systems in radiation environments

Autonomous transient fault emulation on FPGAs for accelerating fault grading

Rapid Prototyping of Radiation-Tolerant Embedded Systems on FPGA

Experimental validation of fault injection analyses by the FLIPPER tool

Using FLIPPER to predict irradiation results for VIRTEX 2 devices

SEE and TID results for a commercially fabricated radiation hardened field programmable gate array

A fault injection tool for SRAM-based FPGAs

System-on-chip oriented fault-tolerant sequential systems implementation methodology

Design and Evaluation of a Hardware on-line Program-Flow Checker for Embedded Microcontrollers

Similar Documents

SEU simulation by fault injection in PSoC device: Preliminary results

FT-UNSHADES-uP: A platform for the analysis and optimal hardening of embedded systems in radiation environments

Autonomous transient fault emulation on FPGAs for accelerating fault grading

Rapid Prototyping of Radiation-Tolerant Embedded Systems on FPGA

Experimental validation of fault injection analyses by the FLIPPER tool

Using FLIPPER to predict irradiation results for VIRTEX 2 devices

SEE and TID results for a commercially fabricated radiation hardened field programmable gate array

A fault injection tool for SRAM-based FPGAs

System-on-chip oriented fault-tolerant sequential systems implementation methodology

Design and Evaluation of a Hardware on-line Program-Flow Checker for Embedded Microcontrollers