NDLI: An Improved Reconfiguration Method for Degradable Processor Arrays Using Genetic Algorithm

Content Provider	IEEE Xplore Digital Library
Author	Fukushima, Y. Fukushi, M. Horiguchi, S.
Copyright Year	2006
Description	Author affiliation: Graduate Sch. of Inf. Sci., Tohoku Univ., Sendai (Fukushima, Y.; Fukushi, M.; Horiguchi, S.)
Abstract	This paper addresses the NP-complete problem of reconfiguring two-dimensional degradable processor arrays under the row and column rerouting constraint. One promising approach to this problem is to treat the reconfiguration problem as a combinatorial optimization problem of finding the set of rerouting rules for all rows/columns and employ a genetic algorithm (GA) to obtain an optimal solution (Fukushi et al., 2005 ). However, major drawback of this method is poor utilization of processing elements (PEs) in the reconfiguration process. In this paper, the previous method (Fukushi et al., 2005) for efficient reconfiguration was improved. The key idea is to treat the reconfiguration problem as an optimization problem of determining routing directions for all faulty PEs. A new rerouting scheme is also proposed to reroute logical rows/columns efficiently. Experimental study shows that the proposed method produces good results in terms of the percentage of harvest and degradation
Starting Page	353
Ending Page	361
File Size	313899
Page Count	9
File Format	PDF
ISBN	076952706X
ISSN	15505774
DOI	10.1109/DFT.2006.15
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2006-10-04
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Degradation Genetic algorithms Very large scale integration Routing Multiprocessing systems Computer vision NP-complete problem Transistors Large-scale systems Topology
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

A genetic approach for the reconfiguration of degradable processor arrays

An Improved Reconfiguration Method for Degradable Processor Arrays Using Genetic Algorithm

Reconfiguration Algorithms for Degradable VLSI Arrays with Switch Faults

Simple but efficient reconfiguration algorithm for degradable VLSI/WSI arrays

Preprocessing and Partial Rerouting Techniques for Accelerating Reconfiguration of Degradable VLSI Arrays

Accelerating Reconfiguration for Degradable Mesh-Connected Processor Arrays

Via minimization with associated constraints in three-layer routing problem

A run-time reconfiguration algorithm for VLSI arrays

Efficient reconfiguration algorithms for degradable VLSI/WSI arrays

An Improved Reconfiguration Method for Degradable Processor Arrays Using Genetic Algorithm

Similar Documents

A genetic approach for the reconfiguration of degradable processor arrays

An Improved Reconfiguration Method for Degradable Processor Arrays Using Genetic Algorithm

Reconfiguration Algorithms for Degradable VLSI Arrays with Switch Faults

Simple but efficient reconfiguration algorithm for degradable VLSI/WSI arrays

Preprocessing and Partial Rerouting Techniques for Accelerating Reconfiguration of Degradable VLSI Arrays

Accelerating Reconfiguration for Degradable Mesh-Connected Processor Arrays

Via minimization with associated constraints in three-layer routing problem

A run-time reconfiguration algorithm for VLSI arrays

Efficient reconfiguration algorithms for degradable VLSI/WSI arrays

An Improved Reconfiguration Method for Degradable Processor Arrays Using Genetic Algorithm