NDLI: Low cost convolutional code based concurrent error detection in FSMs

Content Provider	IEEE Xplore Digital Library
Author	Rokas, K. Makris, Y. Gizopoulos, D.
Copyright Year	2003
Description	Author affiliation: Dept. of Electr. Eng., Yale Univ., New Haven, CT, USA (Rokas, K.; Makris, Y.)
Abstract	We discuss the use of convolutional codes to perform concurrent error detection (CED) in finite state machines (FSMs). We examine a previously proposed methodology, we identify its limitations, and we outline two improvements that reduce its cost and enhance its effectiveness. More specifically, we demonstrate how the existing FSM hardware can be reused for computing the convolutional code keys and we formulate the optimization problem of maximizing hardware reusability. Additionally we extend the proposed methodology to detect errors that only affect the output logic but not the next state of the FSM, and which are not detected by the previously proposed methodology.
Sponsorship	IEEE Comput. Soc. Test Technol. Tech. Council IEEE Comput. Soc. Tech. Committee on Fault-Tolerant Comput
Starting Page	344
Ending Page	351
File Size	351944
Page Count	8
File Format	PDF
ISBN	0769520421
ISSN	15505774
DOI	10.1109/DFTVS.2003.1250130
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2003-11-05
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Costs Convolutional codes Logic Hardware Fault detection Delay Decoding Informatics Automata Circuits
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

On concurrent error detection with bounded latency in FSMs

Design of FSM with Concurrent Error Detection Based on Viterbi Decoding

SPaRe: selective partial replication for concurrent fault detection in FSMs

Low-Cost Concurrent Error Detection for FSMs Implemented Using Embedded Memory Blocks of FPGAs

CONCURRENT ERROR DETECTION FOR RESTRICTED FAULT SETS IN SEQUENTIAL CIRCUITS AND MICROPROGRAMMED CONT

Self-correcting FSM Architecture Implementation Based on Convolutional Code

Synthesis of circuits with low-cost concurrent error detection based on Bose-Lin codes

SPaRe: selective partial replication for concurrent fault-detection in FSMs

A Study on the Hardware Implementation Of EDAC

Low cost convolutional code based concurrent error detection in FSMs

Similar Documents

On concurrent error detection with bounded latency in FSMs

Design of FSM with Concurrent Error Detection Based on Viterbi Decoding

SPaRe: selective partial replication for concurrent fault detection in FSMs

Low-Cost Concurrent Error Detection for FSMs Implemented Using Embedded Memory Blocks of FPGAs

CONCURRENT ERROR DETECTION FOR RESTRICTED FAULT SETS IN SEQUENTIAL CIRCUITS AND MICROPROGRAMMED CONT

Self-correcting FSM Architecture Implementation Based on Convolutional Code

Synthesis of circuits with low-cost concurrent error detection based on Bose-Lin codes

SPaRe: selective partial replication for concurrent fault-detection in FSMs

A Study on the Hardware Implementation Of EDAC

Low cost convolutional code based concurrent error detection in FSMs