NDLI: An integrated fault-tolerant design framework for VLIW processors

Content Provider	IEEE Xplore Digital Library
Author	Yung-Yuan Chen Shi-Jinn Horng Hung-Chuan Lai
Copyright Year	2003
Description	Author affiliation: Dept. of Comput. Eng., Chung-Hua Univ., Hsin-Chu, Taiwan (Yung-Yuan Chen)
Abstract	In this study, a fault-tolerant design framework of VLIW processor is proposed. Specifically, this paper concentrates on the issue of dependable data path design. We first use three identical functional modules in the data paths to demonstrate our fault-tolerant technique. Basically, we add one spare module in this illustration and refine on the concepts of triple modular redundancy and comparison to achieve fault detection, fault location and error recovery. A real-time error recovery process is developed to overcome the faults. Hardware architecture and its implementation in VHDL are presented. An analysis of hardware overhead and performance degradation is conducted to validate our scheme. We show that the proposed scheme can be easily extended to data paths which contains more than three identical functional modules. In addition, for a specific number of identical modules, the fault-tolerant framework provides a design choice among several feasible solutions in terms of hardware overhead, performance degradation and dependability requirements. Finally, hardware overhead and performance degradation of the proposed technique decreases while the number of identical module's increases in the data path of VLIW processors.
Sponsorship	IEEE Comput. Soc. Test Technol. Tech. Council IEEE Comput. Soc. Tech. Committee on Fault-Tolerant Comput
Starting Page	555
Ending Page	562
File Size	246360
Page Count	8
File Format	PDF
ISBN	0769520421
ISSN	15505774
DOI	10.1109/DFTVS.2003.1250155
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2003-11-05
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Fault tolerance VLIW Hardware Degradation Fault detection Redundancy Design engineering Performance analysis Fault tolerant systems Error correction codes
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Perspectives on Redundancy: Applications to Software Certification

Fault-tolerant dynamic systems

Design and implementation of fault-tolerant soft processors on FPGAs

Incorporating signature-monitoring technique in VLIW processors

An On-Line Control Flow Checking Method for VLIW Processor

Nonconcurrent error detection and correction in fault-tolerant discrete-time LTI dynamic systems

SEU tolerant device, circuit and processor design

An optimal fault-tolerant design approach for array processors

Fault-tolerant communications processing

An integrated fault-tolerant design framework for VLIW processors

Similar Documents

Perspectives on Redundancy: Applications to Software Certification

Fault-tolerant dynamic systems

Design and implementation of fault-tolerant soft processors on FPGAs

Incorporating signature-monitoring technique in VLIW processors

An On-Line Control Flow Checking Method for VLIW Processor

Nonconcurrent error detection and correction in fault-tolerant discrete-time LTI dynamic systems

SEU tolerant device, circuit and processor design

An optimal fault-tolerant design approach for array processors

Fault-tolerant communications processing

An integrated fault-tolerant design framework for VLIW processors