NDLI: Channel mismatch compensation in multichannel sampling circuits with weighted integration

Content Provider	IEEE Xplore Digital Library
Author	Poberezhskiy, G.Y. Lindsey, W.C.
Copyright Year	2009
Description	Author affiliation: Raytheon Space and Airborne Systems, P.O. Box 902, EO/E18/G112, El Segundo, CA 90245-0902, USA (Poberezhskiy, G.Y.) \|\| University of Southern California, 3740 McClintock Avenue, Los Angelses, 92121, USA (Lindsey, W.C.)
Abstract	Sampling circuits (SCs) with internal antialiasing filtering radically improve sampling procedure enabling a significant increase in dynamic range, agility, and scale of integration of the analog and mixed signal portions (AMPs) of the equipment. Since these SCs are inherently multichannel, the channel mismatch mitigation is one of the most important problems of their development. There are three possible approaches to this problem. The first approach includes design and implementation measures reducing the mismatch: placing all the channels on the same die, simplifying weight functions, appropriate circuit design, etc. This approach should always be used, but it is not always sufficient. The second approach is based on preventing any overlap of the sampled signal and mismatch error spectra. This enables rejection of the error spectrum in the digital portion (DP) of the equipment. Although the opportunity to totally reject the mismatch error spectrum is very attractive, it requires increase in sampling frequency proportional to the number of channels. This limits the area of application for the second approach. The third approach is adaptive compensation of the SC channel mismatch in the DP. This approach is most universal and flexible. Estimation of the SC channel mismatch can be performed either during the operation mode using the input signal (blind estimation), or using a special calibration signal. This paper analyses adaptive compensation of the SC channel mismatch with blind estimation. Since this compensation is performed in the digital domain, it is as accurate as the mismatch estimation. If the input signal used for the channel mismatch estimation is a stationary stochastic process, the accuracy of the estimation is proportional to the estimation time for a given type of the input signal. The requirements for the accuracy of the mismatch estimation are determined by the resolution of the analog-to-digital converter (A/D) used in the equipment. In the paper, the time necessary for the channel mismatch estimation is determined as a function of the number n of A/D bits for several types of the input signals. It has been shown that the required estimation time is proportional to (2n - 1)2, for all possible probability distributions of the input signal. Thus, this time grows very fast when the number of A/D bits increases. As a result, blind channel mismatch compensation becomes problematic when the number of A/D bits exceeds 12. The required estimation time also depends on the probability distribution of the receiver input signal. Among signals used in practice, the shortest estimation time corresponds to the signals that can be approximated by the sinewave with random phase, and the longest estimation time corresponds to the signals with Gaussian distribution.
Starting Page	1
Ending Page	15
File Size	317770
Page Count	15
File Format	PDF
ISBN	9781424426218
ISSN	1095323X
DOI	10.1109/AERO.2009.4839421
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2009-03-07
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Sampling methods Circuits Signal processing Probability distribution Phase estimation Signal sampling Stochastic processes Signal resolution Analog-digital conversion Gaussian distribution
Content Type	Text
Resource Type	Article
Subject	Aerospace Engineering Space and Planetary Science

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in