NDLI: Ultra Low Voltage Level Shifters to Interface Sub and Super Threshold Reconfigurable Logic Cells

Content Provider	IEEE Xplore Digital Library
Author	Chavan, A. MacDonald, E.
Copyright Year	2008
Description	Author affiliation: Dept. of Electr. & Comput. Eng., Univ. of Texas at El Paso, El Paso, TX (Chavan, A.; MacDonald, E.)
Abstract	Ultra-low power consumption often comes at the price of reduced performance for energy conscious electronics - particularly reconfigurable circuits. Operating devices at ultra-low voltage levels provides the lowest energy per operation, but can penalize the frequency of operation by several orders of magnitude. A more optimized approach is to segregate the logic based on performance requirements and use multiple voltage levels to supply separate voltage islands in an integrated circuit. The concept can be extended such that the low performance circuits can be supplied with a voltage below the threshold voltage of the transistor (i.e. subthreshold logic), however no analysis has been completed to date with regards to the performance and operation of the level shifters required for communication between voltage islands of such disparate levels. This paper compares a variety of existing level shifters as well as several proposed level shifters in the context of up-converting subthreshold signals to superthreshold levels.
Starting Page	1
Ending Page	6
File Size	366378
Page Count	6
File Format	PDF
ISBN	9781424414871
ISSN	1095323X
DOI	10.1109/AERO.2008.4526473
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2008-03-01
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Low voltage Reconfigurable logic Threshold voltage Energy consumption Logic circuits Circuit simulation DSL Computer interfaces Power engineering computing Power engineering and energy
Content Type	Text
Resource Type	Article
Subject	Aerospace Engineering Space and Planetary Science

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Sub-Domino logic: ultra-low power dynamic sub-threshold digital logic

A robust, input voltage adaptive and low energy consumption level converter for sub-threshold logic

3.2 Device Optimization for Ultra-Low Power Digital Sub-Threshold Operation

Ultra low power 1-bit adder cells

Ultra low voltage complementary metal oxide semiconductor (ULV-CMOS) circuits: bulk CMOS operation below threshold (V/sub TO/)

Adaptive Sub-Threshold Test Circuit

Low Power High Speed Voltage Level Shifter for Sub- Threshold Operations

Low Power, Energy- efficient Domino Logic Circuits

A new level-up shifter for high speed and wide range interface in ultra deep sub-micron

Ultra Low Voltage Level Shifters to Interface Sub and Super Threshold Reconfigurable Logic Cells

Similar Documents

Sub-Domino logic: ultra-low power dynamic sub-threshold digital logic

A robust, input voltage adaptive and low energy consumption level converter for sub-threshold logic

3.2 Device Optimization for Ultra-Low Power Digital Sub-Threshold Operation

Ultra low power 1-bit adder cells

Ultra low voltage complementary metal oxide semiconductor (ULV-CMOS) circuits: bulk CMOS operation below threshold (V/sub TO/)

Adaptive Sub-Threshold Test Circuit

Low Power High Speed Voltage Level Shifter for Sub- Threshold Operations

Low Power, Energy- efficient Domino Logic Circuits

A new level-up shifter for high speed and wide range interface in ultra deep sub-micron

Ultra Low Voltage Level Shifters to Interface Sub and Super Threshold Reconfigurable Logic Cells