NDLI: An energy- and performance-aware DRAM cache architecture for hybrid DRAM/PCM main memory systems

Content Provider	IEEE Xplore Digital Library
Author	Hyung Gyu Lee Seungcheol Baek Nicopoulos, C. Jongman Kim
Copyright Year	2011
Description	Author affiliation: School of Electrical and Computer Engineering, Georgia Institute of Technology, USA (Hyung Gyu Lee; Seungcheol Baek; Jongman Kim) \|\| Department of Electrical and Computer Engineering, University of Cyprus, Cyprus (Nicopoulos, C.)
Abstract	The last few years have witnessed the emergence of a promising new memory technology. Phase-Change Memory (PCM) is increasingly viewed as an attractive alternative for the memory sub-system of future microprocessor architectures, mainly because of its inherent ability to scale deeply into the nanoscale regime, and its low power consumption. However, PCM's write performance is its Achilles' heel, especially when compared to the prevalent DRAM technology. This weakness necessitates the deployment of hybridized solutions that fuse DRAM and PCM, in order to attain high overall system performance. In this paper, we set out to explore how various DRAM/PCM hybrid configurations affect system performance and energy consumption, and then proceed with the presentation of a novel architecture that maximizes performance without adversely affecting power efficiency. An energy-delay product improvement of 42.2%, on average, over conventional hybrid structures, is demonstrated.
Starting Page	381
Ending Page	387
File Size	1026339
Page Count	7
File Format	PDF
ISBN	9781457719530
ISSN	10636404
e-ISBN	9781457719547
DOI	10.1109/ICCD.2011.6081427
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2011-10-09
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Random access memory Phase change materials Energy consumption Memory management Microprocessors Benchmark testing
Content Type	Text
Resource Type	Article
Subject	Electrical and Electronic Engineering Hardware and Architecture

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Low Overhead Software Wear Leveling for Hybrid PCM + DRAM Main Memory on Embedded Systems

CAR: Securing PCM Main Memory System with Cache Address Remapping

PDRAM: A hybrid PRAM and DRAM main memory system

Energy efficient Phase Change Memory based main memory for future high performance systems

Optimizated Allocation of Data Variables to PCM/DRAM-based Hybrid Main Memory for Real-Time Embedded Systems

Power management of hybrid DRAM/PRAM-based main memory

Hybrid Main Memory for High Bandwidth Multi-Core System

Energy efficient task allocation for hybrid main memory architecture

Row buffer locality aware caching policies for hybrid memories

An energy- and performance-aware DRAM cache architecture for hybrid DRAM/PCM main memory systems

Similar Documents

Low Overhead Software Wear Leveling for Hybrid PCM + DRAM Main Memory on Embedded Systems

CAR: Securing PCM Main Memory System with Cache Address Remapping

PDRAM: A hybrid PRAM and DRAM main memory system

Energy efficient Phase Change Memory based main memory for future high performance systems

Optimizated Allocation of Data Variables to PCM/DRAM-based Hybrid Main Memory for Real-Time Embedded Systems

Power management of hybrid DRAM/PRAM-based main memory

Hybrid Main Memory for High Bandwidth Multi-Core System

Energy efficient task allocation for hybrid main memory architecture

Row buffer locality aware caching policies for hybrid memories

An energy- and performance-aware DRAM cache architecture for hybrid DRAM/PCM main memory systems