NDLI: The ARM9 family-high performance microprocessors for embedded applications

Content Provider	IEEE Xplore Digital Library
Author	Segars, S.
Copyright Year	1998
Description	Author affiliation: ARM Ltd., Cambridge, UK (Segars, S.)
Abstract	Portable applications such as mobile phones, pagers, and PDAs are continually growing in sophistication. This places an increasing burden on the embedded microprocessor to provide high performance while retaining low power consumption and small die size. The ARM7TDMI microprocessor has been highly successful in these application areas. However, as products grow in complexity more processing power is required while the expectation on battery life also increases. This has lead to the introduction of the ARM9 family, a range of high performance low power embedded microprocessors targeted at next generation embedded applications. This paper focuses on the implementation of 2 members of the ARM9 family, the ARM9TDMI integer core and the ARM940T cached processor. These offer performance in excess of 150 MIPS while retaining low power consumption. The evolution from the ARM7 to the ARM9 microarchitecture is described and the tradeoffs between low power consumption and high performance discussed.
Starting Page	230
Ending Page	235
File Size	34123
Page Count	6
File Format	PDF
ISBN	0818690992
ISSN	10636404
DOI	10.1109/ICCD.1998.727055
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	1998-10-05
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Microprocessors Energy consumption Pipelines Clocks Personal digital assistants Read only memory Thumb GSM Cache memory Costs
Content Type	Text
Resource Type	Article
Subject	Electrical and Electronic Engineering Hardware and Architecture

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Multimedia applications of microprocessor with embedded DRAM

A Comparison between Windows Mobile and Symbian S60 Embedded Forensics

Procedure based program compression

Memory organization for improved data cache performance in embedded processors

Current status and future directions of the ITRON Subproject

Memory hierarchy synthesis of a multimedia embedded processor

A code compression scheme for improving SoC performance

An object level transformation technique to improve the performance of embedded applications

A Capacity Co-allocation Configurable Cache for Low Power Embedded Systems

The ARM9 family-high performance microprocessors for embedded applications

Similar Documents

Multimedia applications of microprocessor with embedded DRAM

A Comparison between Windows Mobile and Symbian S60 Embedded Forensics

Procedure based program compression

Memory organization for improved data cache performance in embedded processors

Current status and future directions of the ITRON Subproject

Memory hierarchy synthesis of a multimedia embedded processor

A code compression scheme for improving SoC performance

An object level transformation technique to improve the performance of embedded applications

A Capacity Co-allocation Configurable Cache for Low Power Embedded Systems

The ARM9 family-high performance microprocessors for embedded applications