NDLI: Accuracy sensitive word-length selection for algorithm optimization

Content Provider	IEEE Xplore Digital Library
Author	Wadekar, S.A. Parker, A.C.
Copyright Year	1998
Description	Author affiliation: Dept. of Electr. Eng. Syst., Univ. of Southern California, Los Angeles, CA, USA (Wadekar, S.A.)
Abstract	In typical hardware implementations of an arithmetic-intensive algorithm, designers must determine the word lengths of resources such as adders, multipliers, and registers. This paper presents algorithmic level theory and optimization techniques to select distinct word lengths for each computation which meet the desired accuracy and minimize the design cost for the given performance constraints. The reduction in cost is possible by avoiding unnecessary bit-level computations that do not contribute significantly to the accuracy of the final results. Thus we have introduced a new optimization variable, computation accuracy, into data-path synthesis. Our results show on an average, a 30% reduction in functional-resource area using distinct word lengths as opposed to use of a single optimized word length for the entire algorithm.
Starting Page	54
Ending Page	61
File Size	128434
Page Count	8
File Format	PDF
ISBN	0818690992
ISSN	10636404
DOI	10.1109/ICCD.1998.727023
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	1998-10-05
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Cost function Arithmetic Manuals Government Algorithm design and analysis Clustering algorithms Computer architecture Multiplexing Registers Design optimization
Content Type	Text
Resource Type	Article
Subject	Electrical and Electronic Engineering Hardware and Architecture

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Enhanced Precision Analysis for Accuracy-Aware Bit-Width Optimization Using Affine Arithmetic

Symbolic noise analysis approach to computational hardware optimization

Learning as applied to stochastic optimization for standard cell placement

Self-organisation and its application to binding

Memory optimization of MAP turbo decoder algorithms

Optimal and Efficient Algorithms for Multidomain Clock Skew Scheduling

Design and Evaluation of High-Performance Processing Elements for Reconfigurable Systems

Hierarchical networks: Routing and clustering (A concise survey)

Precis: a usercentric word-length optimization tool

Accuracy sensitive word-length selection for algorithm optimization

Similar Documents

Enhanced Precision Analysis for Accuracy-Aware Bit-Width Optimization Using Affine Arithmetic

Symbolic noise analysis approach to computational hardware optimization

Learning as applied to stochastic optimization for standard cell placement

Self-organisation and its application to binding

Memory optimization of MAP turbo decoder algorithms

Optimal and Efficient Algorithms for Multidomain Clock Skew Scheduling

Design and Evaluation of High-Performance Processing Elements for Reconfigurable Systems

Hierarchical networks: Routing and clustering (A concise survey)

Precis: a usercentric word-length optimization tool

Accuracy sensitive word-length selection for algorithm optimization