NDLI: Exploiting resonant behavior to reduce inductive noise

Content Provider	IEEE Xplore Digital Library
Author	Powell, M.D. Vijaykumar, T.N.
Copyright Year	2004
Description	Author affiliation: Sch. of Electr. & Comput. Eng., Purdue Univ., West Lafayette, IN, USA (Powell, M.D.; Vijaykumar, T.N.)
Abstract	Inductive noise in high-performance microprocessors is a reliability issue caused by variations in processor current (di/dt) which are converted to supply-voltage glitches by impedances in the power-supply network. Inductive noise has been addressed by using decoupling capacitors to maintain low impedance in the power supply over a wide range of frequencies. However, even well-designed power supplies exhibit (a few) peaks of high impedance at resonant frequencies caused by RLC resonant loops. Previous architectural proposals adjust current variations by controlling instruction fetch and issue, trading off performance and energy for noise reduction. However, the proposals do not consider some conceptual issues and have implementation challenges. The issues include requiring fast response, responding to variations that do not threaten the noise margins, or responding to variations only at the resonant frequency while the range of high impedance extends to a resonance band around the resonant frequency. While previous schemes reduce the magnitude of variations, our proposal, called resonance tuning, changes the frequency of current variations away from the resonance band to a non-resonant frequency to be absorbed by the power supply. Because inductive noise is a resonance problem, resonance tuning reacts only to repeated variations in the resonance band, and not to isolated variations. Reacting after a few repetitions allows more time for the response and reduces unnecessary responses, decreasing performance and energy loss.
Sponsorship	ACM SIGARCH IEEE Comput. Soc. TCCA
Starting Page	288
Ending Page	299
File Size	343250
Page Count	12
File Format	PDF
ISBN	0769521436
ISSN	10636897
DOI	10.1109/ISCA.2004.1310782
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2004-06-23
Publisher Place	Germany
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Resonance Noise reduction Impedance Power supplies Resonant frequency Proposals Tuning Microprocessors Capacitors Maintenance
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Exploiting resonant behavior to reduce inductive noise (2004)

Exploiting resonant behavior to reduce inductive noise (2004)

Exploiting Resonant Behavior to Reduce Inductive Noise

Design and validation of a power supply noise reduction technique

Incremental Power Impedance Optimization Using Vector Fitting Modeling

Dampening high frequency noise in high performance microprocessor packaging

Damping resonant current in a spark-gap trigger circuit to reduce noise

The Impact of Leakage to the Power Supply Impedance of a Microprocessor

Pipeline muffling and a priori current ramping: architectural techniques to reduce high-frequency inductive noise

Exploiting resonant behavior to reduce inductive noise

Similar Documents

Exploiting resonant behavior to reduce inductive noise (2004)

Exploiting resonant behavior to reduce inductive noise (2004)

Exploiting Resonant Behavior to Reduce Inductive Noise

Design and validation of a power supply noise reduction technique

Incremental Power Impedance Optimization Using Vector Fitting Modeling

Dampening high frequency noise in high performance microprocessor packaging

Damping resonant current in a spark-gap trigger circuit to reduce noise

The Impact of Leakage to the Power Supply Impedance of a Microprocessor

Pipeline muffling and a priori current ramping: architectural techniques to reduce high-frequency inductive noise

Exploiting resonant behavior to reduce inductive noise