NDLI: A distributed psycho-visually motivated Canny edge detector

Content Provider	IEEE Xplore Digital Library
Author	Varadarajan, S. Chakrabarti, C. Karam, L.J. Bauza, J.M.
Copyright Year	2010
Description	Author affiliation: Qualcomm Incorporation, 5775 Morehouse Drive, San Diego, CA 92121, USA (Bauza, J.M.) \|\| School of Electrical, Computer, & Energy Engineering, Arizona State University, Tempe, 85287-5706, USA (Varadarajan, S.; Chakrabarti, C.; Karam, L.J.)
Abstract	This paper proposes a distributed Canny edge detection algorithm which can be mapped onto multi-core architectures for high throughput applications. In contrast to the conventional Canny edge detection algorithm which makes use of the global image gradient histogram to determine the threshold for edge detection, the proposed algorithm adaptively computes the edge detection threshold based on the local distribution of the gradients in the considered image block. The efficacy of the distributed Canny in detecting psycho-visually important edges is validated using a visual sharpness metric. The proposed distributed Canny edge detection algorithm has the capacity to scale up the throughput adaptively, based on the number of computing engines. The algorithm achieves about 72 times speed up for a 16-core architecture, without any change in performance. Furthermore, the internal memory requirements are significantly reduced especially for smaller block sizes. For instance, if a 512×512 image is processed in 64×64 blocks using the proposed scheme, the memory is reduced by a factor of 70 as compared to the original Canny edge detector.
Starting Page	822
Ending Page	825
File Size	294086
Page Count	4
File Format	PDF
ISBN	9781424442959
ISSN	15206149
DOI	10.1109/ICASSP.2010.5494923
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2010-03-14
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Psychology Image edge detection Throughput Detectors Distributed computing Distributed processing Image processing Algorithm design and analysis Histograms Computer architecture Sharpness Metric Canny Edge detector Distributed Processing Internal Memory
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

A Distributed Canny Edge Detector: Algorithm and FPGA Implementation

A distributed Canny edge detector and its implementation on FPGA

Psycho-visually Motivated Canny Edge Detector

A distributed canny edge detector and its implementation on.

A Distributed Canny Edge Detector and Its Implementation on

Review on Distributed Canny Edge Detector using FPGA

An improved Canny edge detector and its realization on FPGA

REVIEW ON CANNY EDGE DETECTION

An improved Canny edge detection algorithm

A distributed psycho-visually motivated Canny edge detector

Similar Documents

A Distributed Canny Edge Detector: Algorithm and FPGA Implementation

A distributed Canny edge detector and its implementation on FPGA

Psycho-visually Motivated Canny Edge Detector

A distributed canny edge detector and its implementation on.

A Distributed Canny Edge Detector and Its Implementation on

Review on Distributed Canny Edge Detector using FPGA

An improved Canny edge detector and its realization on FPGA

REVIEW ON CANNY EDGE DETECTION

An improved Canny edge detection algorithm

A distributed psycho-visually motivated Canny edge detector