NDLI: Cluster based architecture synthesis minimizing the resources under time constraint

Content Provider	IEEE Xplore Digital Library
Author	Xiyang Liu Ailong Song Zili Shao Chunxiang Li Ke Chen Wei Wang
Copyright Year	2010
Description	Author affiliation: Hong Kong Polytechnic University, Hung Hom, Kowloon, Hong Kong (Zili Shao) \|\| Software Engineering Institute, Xidian University, Xi'an, Shaanxi, 710071, China (Xiyang Liu; Ailong Song; Chunxiang Li; Ke Chen; Wei Wang)
Abstract	High performance using minimal resources has become a serious problem for digital signal processing (DSP) applications. The number of addressable registers is a significant obstacle for centralized architecture achieving high performance of DSP applications. In this paper, we propose a novel cluster based architecture synthesis algorithm, using minimal resources with time and register constraints, which adds a new cluster rather than inserts memory operations when registers are inadequate. By counting the register, inter-cluster communications and function units requirements during scheduling, the cluster with optimal performance is selected to schedule every instruction of the application. The redundant resources of the initial configuration obtained by our algorithm are further optimized. The experiments demonstrate that, compared with the centralized architecture synthesis, our approach achieves up to 224% improvement in success rate for general cases and up to 369% improvement for cases with tight constraints, and effectively reduces the resources usage.
Starting Page	1558
Ending Page	1561
File Size	201522
Page Count	4
File Format	PDF
ISBN	9781424442959
ISSN	15206149
DOI	10.1109/ICASSP.2010.5495522
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2010-03-14
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Time factors Registers Digital signal processing Computer architecture Scheduling Clustering algorithms Signal processing algorithms Radio frequency Software engineering Application software Digital filters Clustering methods
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Register aware scheduling for distributed cache clustered architecture

Memory/time optimization of 2-D filters

Instruction scheduling for clustered VLIW DSPs

Memory bank and register allocation in software synthesis for ASIPs

Computationally efficient multichannel digital up converter

A unified software radio architecture

Stability-based algorithms for high-level synthesis of digital ASICs

A software radio architecture for multi-channel digital upconversion and downconversion using generalized polyphase filterbanks with frequency offset correction

Fully static multiprocessor realization for real-time recursive DSP algorithms

Cluster based architecture synthesis minimizing the resources under time constraint

Similar Documents

Register aware scheduling for distributed cache clustered architecture

Memory/time optimization of 2-D filters

Instruction scheduling for clustered VLIW DSPs

Memory bank and register allocation in software synthesis for ASIPs

Computationally efficient multichannel digital up converter

A unified software radio architecture

Stability-based algorithms for high-level synthesis of digital ASICs

A software radio architecture for multi-channel digital upconversion and downconversion using generalized polyphase filterbanks with frequency offset correction

Fully static multiprocessor realization for real-time recursive DSP algorithms

Cluster based architecture synthesis minimizing the resources under time constraint