NDLI: A Distributed Canny Edge Detector: Algorithm and FPGA Implementation

Content Provider	IEEE Xplore Digital Library
Author	Qian Xu Varadarajan, S. Chakrabarti, C. Karam, L.J.
Copyright Year	1992
Abstract	The Canny edge detector is one of the most widely used edge detection algorithms due to its superior performance. Unfortunately, not only is it computationally more intensive as compared with other edge detection algorithms, but it also has a higher latency because it is based on frame-level statistics. In this paper, we propose a mechanism to implement the Canny algorithm at the block level without any loss in edge detection performance compared with the original frame-level Canny algorithm. Directly applying the original Canny algorithm at the block-level leads to excessive edges in smooth regions and to loss of significant edges in high-detailed regions since the original Canny computes the high and low thresholds based on the frame-level statistics. To solve this problem, we present a distributed Canny edge detection algorithm that adaptively computes the edge detection thresholds based on the block type and the local distribution of the gradients in the image block. In addition, the new algorithm uses a nonuniform gradient magnitude histogram to compute block-based hysteresis thresholds. The resulting block-based algorithm has a significantly reduced latency and can be easily integrated with other block-based image codecs. It is capable of supporting fast edge detection of images and videos with high resolutions, including full-HD since the latency is now a function of the block size instead of the frame size. In addition, quantitative conformance evaluations and subjective tests show that the edge detection performance of the proposed algorithm is better than the original frame-based algorithm, especially when noise is present in the images. Finally, this algorithm is implemented using a 32 computing engine architecture and is synthesized on the Xilinx Virtex-5 FPGA. The synthesized architecture takes only 0.721 ms (including the SRAM READ/WRITE time and the computation time) to detect edges of 512 × 512 images in the USC SIPI database when clocked at 100 MHz and is faster than existing FPGA and GPU implementations.
Sponsorship	IEEE Signal Processing Society
Starting Page	2944
Ending Page	2960
Page Count	17
File Size	9960258
File Format	PDF
ISSN	10577149
Volume Number	23
Issue Number	7
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2014-01-01
Publisher Place	U.S.A.
Access Restriction	One Nation One Subscription (ONOS)
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Image edge detection Detectors Field programmable gate arrays Noise Finite impulse response filters Computer architecture Histograms FPGA Distributed image processing Canny edge detector high throughput parallel processing
Content Type	Text
Resource Type	Article
Subject	Computer Graphics and Computer-Aided Design Software

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

A distributed Canny edge detector and its implementation on FPGA

A distributed psycho-visually motivated Canny edge detector

An improved real-time hardware architecture for Canny edge detection based on FPGA

An improved Canny edge detector and its realization on FPGA

Real-time canny edge detection parallel implementation for FPGAs

FPGA based architecture for realtime edge detection

An implementation method of Canny edge detection algorithm on FPGA

A moving window architecture for a HW/SW codesign based Canny edge detection for FPGA

Real-time implementation of noise-immune gradient-based edge detection

A Distributed Canny Edge Detector: Algorithm and FPGA Implementation

Similar Documents

A distributed Canny edge detector and its implementation on FPGA

A distributed psycho-visually motivated Canny edge detector

An improved real-time hardware architecture for Canny edge detection based on FPGA

An improved Canny edge detector and its realization on FPGA

Real-time canny edge detection parallel implementation for FPGAs

FPGA based architecture for realtime edge detection

An implementation method of Canny edge detection algorithm on FPGA

A moving window architecture for a HW/SW codesign based Canny edge detection for FPGA

Real-time implementation of noise-immune gradient-based edge detection

A Distributed Canny Edge Detector: Algorithm and FPGA Implementation