NDLI: A 1.8-V 6.5-GHz low power wide band single-phase clock CMOS 2/3 prescaler

Content Provider	IEEE Xplore Digital Library
Author	Krishna, M.V. Do, M.A. Boon, C.C. Yeo, K.S. Wei Meng Lim
Copyright Year	2010
Description	Author affiliation: School of Electrical and Electronic Engineering, Nanyang Technological university, Singapore 639798 (Krishna, M.V.; Do, M.A.; Boon, C.C.; Yeo, K.S.; Wei Meng Lim)
Abstract	In this paper, the switching and short-circuit power consumption and the operating frequency of the extended true single-phase clock (E-TSPC) based divide-by-⅔ prescaler is investigated. Based on this analysis, a new ultra low power wide band ⅔ prescaler is proposed and implemented using a GlobalFoundries 0.18 µm CMOS technology. Compared with the existing E-TSPC architectures, the proposed ⅔ prescaler is capable of operating up to 6.5 GHz and eliminates the switching and short circuit power of the first D flip-flop (DFF) during the divide-by-2 operation and also the short-circuit power consumption in the first stage of the second D flip-flop. When compared under the same technology at supply voltage of 1.8-V, a 50% reduction in total power consumption is achieved during divide-by-2 operation. The proposed divide-by-⅔ unit consumes a power of 1 mW and 1.8 mW during divide-by-2 and divide-by-3 modes respectively.
Starting Page	149
Ending Page	152
File Size	1002994
Page Count	4
File Format	PDF
ISBN	9781424477715
ISSN	15483746
e-ISBN	9781424477739
DOI	10.1109/MWSCAS.2010.5548580
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2010-08-01
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Clocks Frequency synthesizers Energy consumption Flip-flops Circuits CMOS technology Ultra wideband technology Logic design Frequency conversion Radio frequency Dual modulus prescalers DFF frequency synthesizer E-TSPC true single-phase clock(TSPC) high speed digital circuits
Content Type	Text
Resource Type	Article
Subject	Electronic, Optical and Magnetic Materials Electrical and Electronic Engineering

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Design and Analysis of Ultra Low Power True Single Phase Clock CMOS 2/3 Prescaler

A Low-Power Single-Phase Clock Multiband Flexible Divider

Design of a 12 GHz Low-Power Extended True Single Phase Clock (E-TSPC) Prescaler in 0.13µm CMOS technology

A 1.8-V 3.6-mW 2.4-GHz fully integrated CMOS frequency synthesizer for IEEE 802.15.4

Design and Optimization of the Extended True Single-Phase Clock-Based Prescaler

4.2 GHz 0.81 mW triple-modulus prescaler based on true single-phase clock

A 1V 2mW 17GHz multi-modulus frequency divider based on TSPC logic using 65nm CMOS

Double precharge TSPC for high-speed dual-modulus prescaler

13.5-mW, 5-GHz WLAN, CMOS frequency synthesizer using a true single phase clock divider

A 1.8-V 6.5-GHz low power wide band single-phase clock CMOS 2/3 prescaler

Similar Documents

Design and Analysis of Ultra Low Power True Single Phase Clock CMOS 2/3 Prescaler

A Low-Power Single-Phase Clock Multiband Flexible Divider

Design of a 12 GHz Low-Power Extended True Single Phase Clock (E-TSPC) Prescaler in 0.13µm CMOS technology

A 1.8-V 3.6-mW 2.4-GHz fully integrated CMOS frequency synthesizer for IEEE 802.15.4

Design and Optimization of the Extended True Single-Phase Clock-Based Prescaler

4.2 GHz 0.81 mW triple-modulus prescaler based on true single-phase clock

A 1V 2mW 17GHz multi-modulus frequency divider based on TSPC logic using 65nm CMOS

Double precharge TSPC for high-speed dual-modulus prescaler

13.5-mW, 5-GHz WLAN, CMOS frequency synthesizer using a true single phase clock divider

A 1.8-V 6.5-GHz low power wide band single-phase clock CMOS 2/3 prescaler