NDLI: Hierarchical implementation and performance analysis of Verilog-AMS Model of BSIM3v3.3 transistor

Content Provider	IEEE Xplore Digital Library
Author	Raghuraman, S. Purdy, C.
Copyright Year	2007
Description	Author affiliation: Univ. of Cincinnati Cincinnati, Cincinnati (Raghuraman, S.; Purdy, C.)
Abstract	In the past, VLSI circuits were classified as digital (with some analog behavior associated with individual components) or as analog. For digital circuits, analog effects were usually negligible, but as feature sizes continue to decrease, analog effects can no longer be ignored. In addition, the current trend to integrate digital, analog, mixed-signal and radio-frequency (RF) components into a single "system-on-a-chip" for applications such as communications and networking requires efficient circuit design tools incorporating both digital and analog effects. Here we explore the effectiveness of Verilog-AMS for describing analog behavior. We present a well-documented version of the BSIMv3.3 transistor in Verilog-AMS. We describe our hierarchical development process, we compare a set of benchmark circuits using this model against their HSPICE counterparts, and we calculate the growth in Verilog-AMS simulation time as a function of the number of transistors in a circuit. Our results indicate that error between the two models is low and increased time is reasonable and illustrate that Verilog-AMS can effectively describe analog and mixed signal behavior and support design of systems-on-a-chip.
Starting Page	988
Ending Page	991
File Size	533605
Page Count	4
File Format	PDF
ISBN	9781424411757
ISSN	15483746
DOI	10.1109/MWSCAS.2007.4488729
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2007-08-05
Publisher Place	Canada
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Performance analysis Hardware design languages MOSFETs Equations Circuit simulation Radio frequency Digital circuits Impedance matching SPICE Circuit testing
Content Type	Text
Resource Type	Article
Subject	Electronic, Optical and Magnetic Materials Electrical and Electronic Engineering

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Full software analysis and impedance matching of radio frequency CMOS integrated circuits

Rapid BSIM model implementation with VHDL-AMS/Verilog-AMS and MCAST compact model compiler

VHDL-AMS subset usage for harmonic balance circuit simulation

Sp2V: accelerating post-layout spice simulation using Verilog gate-level modeling

VHDL-AMS modeling for harmonic balance circuit simulation

On code coverage measurement for Verilog-A

Nanometer Wireless Transceiver Modeling using Verilog-AMS and SystemC

Implementation of Delay-Time-Based Nonquasi-Static Bipolar Transistor Models in Circuit Simulators

SOI FinFET compact model for RF circuits simulation

Hierarchical implementation and performance analysis of Verilog-AMS Model of BSIM3v3.3 transistor

Similar Documents

Full software analysis and impedance matching of radio frequency CMOS integrated circuits

Rapid BSIM model implementation with VHDL-AMS/Verilog-AMS and MCAST compact model compiler

VHDL-AMS subset usage for harmonic balance circuit simulation

Sp2V: accelerating post-layout spice simulation using Verilog gate-level modeling

VHDL-AMS modeling for harmonic balance circuit simulation

On code coverage measurement for Verilog-A

Nanometer Wireless Transceiver Modeling using Verilog-AMS and SystemC

Implementation of Delay-Time-Based Nonquasi-Static Bipolar Transistor Models in Circuit Simulators

SOI FinFET compact model for RF circuits simulation

Hierarchical implementation and performance analysis of Verilog-AMS Model of BSIM3v3.3 transistor