NDLI: Gigahertz FPGAs with new architectural ideas

Content Provider	IEEE Xplore Digital Library
Author	Zhou, K. Channakeshav Guo, J.R. You, C. Kraft, R.P. Mayega, J. Curran, R. McDonald, J.E.
Copyright Year	2002
Description	Author affiliation: Rensselaer Polytech. Inst., Troy, NY, USA (Zhou, K.; Channakeshav; Guo, J.R.; You, C.; Kraft, R.P.; Mayega, J.; Curran, R.; McDonald, J.E.)
Abstract	The demand for high speed Field Programmable Gate Arrays (FPGAs) has always been on a rise. This was never possible using CMOS as the basic device. People were able to achieve frequencies in the range of 10-220 MHz using CMOS. The availability of SiGe HBT devices has opened the door for Gigahertz FPGAs. Speeds over 5 GHz were reported by B. S. Goda and Channakeshav et al. using SiGe 5HP technology. Using IBM's new 7HP technology, SiGe HBT devices with cutoff frequencies (f/sub T/) over 100 GHz can be fabricated. Apart from the improvement in device speed, architectural changes have been made to improve the speed and reduce the power. This paper is mainly going to elaborate on the architecture of the new SiGe FPGA and its advantages over the previous generation SiGe FPGA. The entire Configurable Logic Block (CLB) has been implemented using 3 Current Mode Logic (CML) trees. The power consumption of the redesigned CLB is "5.04 mW - sequential, 3.36 mW - combinational" and the maximum operating frequency of the new logic cell is 11.7 GHz. Apart from these, 2 memory planes have been added to change the personality of the FPGA dynamically. The original Widlar current mirror has been replaced by a CMOS current mirror which avoids the loading effect.
Sponsorship	IEEE Circuits & Syst. Soc. School of Electr. & Comput. Eng. at Oklahoma State Univ
File Size	252351
File Format	PDF
ISBN	0780375238
DOI	10.1109/MWSCAS.2002.1187015
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2002-08-04
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Field programmable gate arrays Silicon germanium Germanium silicon alloys Heterojunction bipolar transistors CMOS technology Mirrors Cutoff frequency Logic devices Energy consumption CMOS logic circuits
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in