NDLI: FLIGHT: a novel approach to the high-level synthesis of digit-serial digital filters

Content Provider	IEEE Xplore Digital Library
Author	Satyanarayana, J.H. Nowrouzian, B.
Copyright Year	1994
Description	Author affiliation: Dept. of Electr. Eng. & Comput. Eng., Calgary Univ., Alta., Canada (Satyanarayana, J.H.; Nowrouzian, B.)
Abstract	Genetic algorithms are exploited and applied to the development of a novel approach to the high-level synthesis of digit-serial digital filters. The salient feature of this approach is that it permits the digit-size to be taken into account as a variable of optimization, facilitating global data-path optimization with respect to both area and time. Moreover, it conforms closely to an actual hardware implementation, taking into account not only the cost of the required arithmetic functional units but also that of the required registers and multiplexors. The proposed approach is particularly efficient as it preserves the data-dependency relationships in the original digital filter data flow-graph under the operations of crossover and mutation performed by the constituent genetic algorithm. The effectiveness of this approach is demonstrated by comparing its results to those obtained by using the existing techniques for the high-level synthesis of a benchmark wave digital filter implemented as a bit-parallel architecture, and by presenting the results for the corresponding digital filter implemented as a digit-serial architecture.
Starting Page	335
Ending Page	338
File Size	442530
Page Count	4
File Format	PDF
ISBN	0780324285
DOI	10.1109/MWSCAS.1994.519251
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	1994-08-03
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	High level synthesis Digital filters Genetic algorithms Hardware Cost function Digital systems Encoding Application specific integrated circuits Arithmetic Genetic mutations
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

High-level synthesis of digital circuits using genetic algorithms

Digit-serial online arithmetic for high-speed digital signal processing applications

Multiple-Width Bus Partitioning Approach to Datapath Synthesis

A novel technique for optimization over the canonical signed-digit number space using genetic algorithms

A genetic algorithm based approach for multi-objective data-flow graph optimization

On producing exactly rounded results in digit-serial on-line arithmetic

A Reconfigurable Arithmetic Data-path Based On Regular Interconnection

High-level synthesis of digital circuits by finding fixpoints

A novel redundant binary signed-digit (RBSD) Booth's encoding

FLIGHT: a novel approach to the high-level synthesis of digit-serial digital filters

Similar Documents

High-level synthesis of digital circuits using genetic algorithms

Digit-serial online arithmetic for high-speed digital signal processing applications

Multiple-Width Bus Partitioning Approach to Datapath Synthesis

A novel technique for optimization over the canonical signed-digit number space using genetic algorithms

A genetic algorithm based approach for multi-objective data-flow graph optimization

On producing exactly rounded results in digit-serial on-line arithmetic

A Reconfigurable Arithmetic Data-path Based On Regular Interconnection

High-level synthesis of digital circuits by finding fixpoints

A novel redundant binary signed-digit (RBSD) Booth's encoding

FLIGHT: a novel approach to the high-level synthesis of digit-serial digital filters