NDLI: A novel approach to fast initializing digital subscriber loop echo cancelers

Content Provider	IEEE Xplore Digital Library
Author	Chen, X. Li, W.
Copyright Year	1992
Description	Author affiliation: Beijing Univ. of Post & Telecommun., China (Chen, X.; Li, W.)
Abstract	The authors propose a novel approach to fast initializing DSL (digital subscriber line) echo cancelers using full-duplex transmitted training sequences. The method used in formulating the fast estimation algorithm is similar to those of F. Ling and G. Long (1990), but the basic concept is quite different from theirs. The important difference between the proposed method and the previous ones is that with the proposed method one simultaneously estimates the impulse responses of the echo paths of both ends, rather than separately. Therefore, the initialization time is greatly reduced. The authors have achieved a factor-of-two improvement in convergence speed over that of the traditional half-duplex fast training schemes with the same computational requirements as those of stochastic-gradient algorithms. The effects of the noise and symbol rates' offset between two ends are examined in terms of signal to noise ratio, and the results show that the new algorithm is robust in the presence of noise and symbol rates' offset.<>
Starting Page	541
Ending Page	544
File Size	292144
Page Count	4
File Format	PDF
ISBN	0780305930
DOI	10.1109/ISCAS.1992.230135
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	1992-05-10
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	DSL Transceivers Convergence Signal to noise ratio Transmitters Echo cancellers Signal processing algorithms Random sequences Very large scale integration Digital signal processing
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Full-duplex fast initializing digital subscriber loop echo cancellers

A 160Kb/s transceiver for digital subscriber loop

Considerations in the VLSI circuit implementation of 2B1Q transceivers

A tutorial on digital subscriber line transceiver for ISDN

Timing Recovery in Digital Subscriber Loops Using Baud-Rate Sampling

Echo cancellation for discrete multitone frame-asynchronous ADSL transceivers

A fast convergence algorithm for echo cancellers in full duplex transmission using back projection from slicer

VLSI design of echo cancelers for the HDSL system

Digital signal processing for high-speed digital transport technology in the copper loop plant

A novel approach to fast initializing digital subscriber loop echo cancelers

Similar Documents

Full-duplex fast initializing digital subscriber loop echo cancellers

A 160Kb/s transceiver for digital subscriber loop

Considerations in the VLSI circuit implementation of 2B1Q transceivers

A tutorial on digital subscriber line transceiver for ISDN

Timing Recovery in Digital Subscriber Loops Using Baud-Rate Sampling

Echo cancellation for discrete multitone frame-asynchronous ADSL transceivers

A fast convergence algorithm for echo cancellers in full duplex transmission using back projection from slicer

VLSI design of echo cancelers for the HDSL system

Digital signal processing for high-speed digital transport technology in the copper loop plant

A novel approach to fast initializing digital subscriber loop echo cancelers