NDLI: A parallel simulation approach to optimum circuit design

Content Provider	IEEE Xplore Digital Library
Author	Chen, R.M.M. Yu, P.C.K. Layfield, A.M.
Copyright Year	1992
Description	Author affiliation: Dept. of Electron. Eng., City Polytech. of Hong Kong, Kowloon, Hong Kong (Chen, R.M.M.; Yu, P.C.K.; Layfield, A.M.)
Abstract	A circuit partitioning and parallel processing approach is applied to optimum circuit designs to achieve a significant speed-up in computation time. Numerical examples are given to illustrate the approach and to estimate the speed-up factors which are contributed by the partitioning algorithm employed, the choice of subcircuit partitioning with regard to circuit design parameters, and the number of processors used. The application of circuit partitioning and parallel processing to optimum circuit design via the SPICE program is shown to yield three potential speed-up factors which can reduce the SPICE computation times. There is a speed-up factor due to the choice of subcircuit partitioning and the selection of which subcircuits are effected by design parameter optimization. Another factor is attributable to the partitioning of subcircuits which decomposes one large circuit equation into multiple, smaller subcircuit equations; the solution time for these subcircuit equations is much smaller than the time required to solve one large circuit equation. Finally, since the computations for each subcircuit and/or for each frequency (for AC analysis) are independent, they may be performed concurrently on multiple processors, giving a further potential speed-up factor.<>
Starting Page	863
Ending Page	866
File Size	229792
Page Count	4
File Format	PDF
ISBN	0780305930
DOI	10.1109/ISCAS.1992.230085
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	1992-05-10
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Circuit simulation Circuit synthesis Equations Concurrent computing Parallel processing SPICE Computational modeling Partitioning algorithms Design optimization Frequency
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in