NDLI: An efficient implementation of digital filtering algorithms using a multiprocessor system

Content Provider	IEEE Xplore Digital Library
Author	Wonyong Sung Mitra, S.K. Jeren, B.
Copyright Year	1990
Description	Author affiliation: Seoul Nat. Univ., South Korea (Wonyong Sung)
Abstract	An efficient real-time implementation of digital filtering algorithms using a multiprocessor system in a ring network is investigated. This method is based on a parallel block processing approach, where a continuous supply of input data is divided into blocks and a block is assigned to each processor in rotation. The system is easily expandable and shows a high efficiency even in a large-scale multiprocessing environment. Methods for solving the dependency problems between the processors are also investigated to increase the number of processors which can be used efficiently. Implementation procedures and results for finite impulse response (FIR), recursive, and adaptive filtering algorithms are illustrated. This method has been successfully tested on the SABRINA (Santa Barbara ring network architecture) multiprocessor system developed at the University of California, Santa Barbara, and some experimental results are included.<>
Starting Page	1426
Ending Page	1429
File Size	507998
Page Count	4
File Format	PDF
DOI	10.1109/ISCAS.1990.112399
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	1990-05-01
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Filtering algorithms Multiprocessing systems Signal processing Processor scheduling Finite impulse response filter Signal processing algorithms Real time systems Digital filters Large-scale systems Adaptive filters
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Multiprocessor implementation of digital filtering algorithms using a parallel block processing method

Block implementation of fault-tolerant LMS adaptive FIR filters

Efficient multi-processor implementation of recursive digital filters

Efficient algorithm of adaptive filtering for real-time applications

Reconfigurable hardware for efficient implementation of programmable FIR filters

Real-time systolic array processor for 2-D spatial filtering

A new modular VLSI filter architecture using computationally efficient recursive digital filter topology

Efficient fault protection of block gradient-based adaptive filters

Processor-optimal implementation of real-time DSP algorithms

An efficient implementation of digital filtering algorithms using a multiprocessor system

Similar Documents

Multiprocessor implementation of digital filtering algorithms using a parallel block processing method

Block implementation of fault-tolerant LMS adaptive FIR filters

Efficient multi-processor implementation of recursive digital filters

Efficient algorithm of adaptive filtering for real-time applications

Reconfigurable hardware for efficient implementation of programmable FIR filters

Real-time systolic array processor for 2-D spatial filtering

A new modular VLSI filter architecture using computationally efficient recursive digital filter topology

Efficient fault protection of block gradient-based adaptive filters

Processor-optimal implementation of real-time DSP algorithms

An efficient implementation of digital filtering algorithms using a multiprocessor system