NDLI: Boolean and non-boolean nearest neighbor architectures for out-of-plane nanomagnet logic

Content Provider	IEEE Xplore Digital Library
Author	Niemier, M. Csaba, G. Dingler, A. Hu, X.S. Porod, W. Ju, X. Becherer, M. Schmitt-Landsiedel, D. Lugli, P.
Copyright Year	2012
Description	Author affiliation: Inst. for Tech. Electron., Tech. Univ. Munich, Munich, Germany (Ju, X.; Becherer, M.; Schmitt-Landsiedel, D.) \|\| Comput. Sci. & Eng., Univ. of Notre Dame, Notre Dame, IN, USA (Niemier, M.; Dingler, A.; Hu, X.S.) \|\| Nanoelectron., Tech. Univ. Munich, Munich, Germany (Lugli, P.) \|\| Electr. Eng., Univ. of Notre Dame, Notre Dame, IN, USA (Csaba, G.; Porod, W.)
Abstract	We present the design and simulation of information processing hardware that is comprised of single domain, Co/Pt magnets (i.e., out-of-plane nanomagnet logic - or oNML). We first describe the design and evaluation of oNML hardware that can identify instances of a preprogrammed bit sequence in streaming data. Systolic arrays (that process information using Boolean logic gates) are employed as a system-level architecture which can (i) mitigate less desirable features of the oNML device architecture (nearest neighbor dataflow and longer device switching times when compared to a CMOS transistor), and (ii) exploit unique features of the device architecture (non-volatility and inherently pipelined logic with no overhead). We conclude the paper with a discussion as to how oNML might be employed for non-Boolean information processing. A simple image processing function is used as an initial case study.
Sponsorship	IEEE
Starting Page	1
Ending Page	6
File Size	2027461
Page Count	6
File Format	PDF
ISBN	9781467302876
ISSN	21650179
e-ISBN	9781467302890
DOI	10.1109/CNNA.2012.6331413
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2012-08-29
Publisher Place	Italy
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Logic gates Clocks Hardware Switches CMOS integrated circuits Computer architecture Magnetization
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in