NDLI: An 8 MBYTE magnetic bubble memory

Content Provider	IEEE Xplore Digital Library
Author	Iida, K. Saito, M. Furukawa, K.
Copyright Year	1965
Abstract	This paper reports design and operation of a large capacity magnetic bubble memory developed for an electronic switching system to replace a magnetic drum memory. Eighty 64 kbit magnetic bubble memory chips, including redundant chips, compose a 0.5 Mbyte memory unit with a multi-chip packaging approach. Peripheral circuits, magnetic structures and other miscellaneous packaging parts are shared by as many chips as possible in the memory unit to minimize the amount of hardware. A controller manages a maximum of 16 memory units, which realizes a memory system with 8 Mbyte storage capacity. Performance enhancement with minimum controller hardware has been accomplished by having one controller manage data search operations on bubble chips of 8 different memory units in a multiplexing mode. An efficient fault tolerance method has been developed combining redundant minor loops with redundant chips, so that effective device production yield is about 20% greater than with conventional methods. These factors result in magnetic bubble memory equipment with higher performance, lower bit cost, and better maintainability than conventional magnetic drum memories.
Sponsorship	IEEE Magnetics Society
Starting Page	1892
Ending Page	1894
Page Count	3
File Size	348219
File Format	PDF
ISSN	00189464
Volume Number	15
Issue Number	6
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	1979-11-01
Publisher Place	U.S.A.
Access Restriction	One Nation One Subscription (ONOS)
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Memory management Electronics packaging Hardware Magnetic devices Electronic switching systems Magnetic circuits Control systems Fault tolerance Production Costs
Content Type	Text
Resource Type	Article
Subject	Electronic, Optical and Magnetic Materials Electrical and Electronic Engineering

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Memory organization using imperfect bubble chips

Ion-implanted and permalloy hybrid magnetic bubble memory devices

A high-performance bubble memory chip

Reducing coil drive power losses in magnetic bubble memory systems

Semiconductor memories

A fast access memory design using 3µm bubble 80K chip

An all-bubble text-editing system

Bubble memory design and performance

Magnetic bubble file memory using 256 KBIT chip

An 8 MBYTE magnetic bubble memory

Similar Documents

Memory organization using imperfect bubble chips

Ion-implanted and permalloy hybrid magnetic bubble memory devices

A high-performance bubble memory chip

Reducing coil drive power losses in magnetic bubble memory systems

Semiconductor memories

A fast access memory design using 3&#181;m bubble 80K chip

An all-bubble text-editing system

Bubble memory design and performance

Magnetic bubble file memory using 256 KBIT chip

An 8 MBYTE magnetic bubble memory

A fast access memory design using 3µm bubble 80K chip