NDLI: Analysis of the Impacts of Signal Slew and Skew on the Behavior of Coupled <emphasis emphasistype=boldital>RLC</emphasis> Interconnects for Different Switching Patterns

Content Provider	IEEE Xplore Digital Library
Author	Roy, A. Jingye Xu Chowdhury, M.H.
Copyright Year	1993
Abstract	This paper presents an in-depth analysis of signal slew and skew variations in coupled inductive lines for different switching patterns. It is revealed that variations of rise/fall time and skew alter the behavior of coupled inductive lines under different switching patterns. We observe that crosstalk noise reduces with increasing signal skew, and the impact of skew variation on crosstalk noise is more prominent for lines with strong capacitive coupling. A performance comparison is done between power supply and ground line as inductive shield, and it is found that ground lines work better than power lines in inductive crosstalk minimization. The 100%-delay measurement technique has been proposed as opposed to the conventional 50%-delay method, and we notice that the 50%-delay technique underestimates the propagation delay for an inductive dominant line with varying signal slew times. Closed-form equations for propagation delay in terms of signal slew time have been derived, which are within 9% of HSPICE-simulated results for a set of interconnect structures. These expressions are simple, and accuracy increases with growing number of interconnect lines.
Sponsorship	IEEE Computer Society Association for Computing Machinery (ACM)/SIGDA IEEE Computer Society Technical Committee on Design Automation
Starting Page	338
Ending Page	342
Page Count	5
File Size	547001
File Format	PDF
ISSN	10638210
Volume Number	18
Issue Number	2
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2010-02-01
Publisher Place	U.S.A.
Access Restriction	One Nation One Subscription (ONOS)
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Signal analysis Integrated circuit interconnections Crosstalk Propagation delay Frequency Pattern analysis Power supplies Integrated circuit modeling Integrated circuit noise Inductance switching patterns Capacitive and inductive coupling signal rise and fall times skew variation
Content Type	Text
Resource Type	Article
Subject	Electrical and Electronic Engineering Software Hardware and Architecture

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Crosstalk modeling for coupled RLC interconnects with application to shield insertion

Efficient Delay and Crosstalk Modeling of RLC Interconnects Using Delay Algebraic Equations

Closed-Form Delay and Crosstalk Models for $RLC$ On-Chip Interconnects Using a Matrix Rational Approximation

Crosstalk Analysis for a CMOS-Gate-Driven Coupled Interconnects

Numerical Evaluation of Inductance Influences of Superconducting Lumped Circuit Interconnections on Ultrafast Switching Signal Propagation Characteristics

RLC Coupling-Aware Simulation and On-Chip Bus Encoding for Delay Reduction

Modeling and analysis of crosstalk noise in coupled RLC interconnects

A sensitivity-based approach to analyzing signal delay uncertainty of coupled interconnects

Rectilinear routing algorithm for crosstalk minimisation in 2D and 3D IC

Analysis of the Impacts of Signal Slew and Skew on the Behavior of Coupled RLC Interconnects for Different Switching Patterns

Similar Documents

Crosstalk modeling for coupled RLC interconnects with application to shield insertion

Efficient Delay and Crosstalk Modeling of RLC Interconnects Using Delay Algebraic Equations

Closed-Form Delay and Crosstalk Models for $RLC$ On-Chip Interconnects Using a Matrix Rational Approximation

Crosstalk Analysis for a CMOS-Gate-Driven Coupled Interconnects

Numerical Evaluation of Inductance Influences of Superconducting Lumped Circuit Interconnections on Ultrafast Switching Signal Propagation Characteristics

RLC Coupling-Aware Simulation and On-Chip Bus Encoding for Delay Reduction

Modeling and analysis of crosstalk noise in coupled RLC interconnects

A sensitivity-based approach to analyzing signal delay uncertainty of coupled interconnects

Rectilinear routing algorithm for crosstalk minimisation in 2D and 3D IC

Analysis of the Impacts of Signal Slew and Skew on the Behavior of Coupled RLC Interconnects for Different Switching Patterns