NDLI: A 90 nm Bulk CMOS Radiation Hardened by Design Cache Memory

Content Provider	IEEE Xplore Digital Library
Author	Xiaoyin Yao Clark, L.T. Patterson, D.W. Holbert, K.E.
Copyright Year	1963
Abstract	A RHBD high performance cache fabricated on 90 nm bulk CMOS is presented. Test silicon cache data arrays can read and write at 1.02 GHz. Irradiation to 2 Mrad(Si) negligibly impacts standby current. The cache is write-through, and relies on error checking to allow cache invalidation when single event upsets or potential single event transients are detected. The write-through cache architectural state will then naturally be reloaded by the ensuing microprocessor operations. Single cycle invalidation is supported. Single event error ion beam test results are presented, as is a description of measured single event effects in array and peripheral circuits and their mitigation by the design.
Sponsorship	IEEE Nuclear and Plasma Sciences Society Computer Applications in Nuclear and Plasma Sciences (CANPS) Lawrence Berkeley Lab. Lawrence Livermore Nat. Lab. APS College of William and Mary Continuous Electron Beam Accelerator Facility NASA Defence Nuclear Agency Sandia National Laboratories Jet Propulsion Laboratory Brookhaven Nat. Lab. Lawrence Livermore Nat. Lab IEEE/NPPS Radiat. Effects Committee Defence Nuclear Agency/DoD Sandia National Laboratories/DOE Jet Propulsion Laboratory/NASA Phillips Lab./DoD
Starting Page	2089
Ending Page	2097
Page Count	9
File Size	1695211
File Format	PDF
ISSN	00189499
Volume Number	57
Issue Number	4
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2010-08-01
Publisher Place	U.S.A.
Access Restriction	One Nation One Subscription (ONOS)
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Radiation hardening Cache memory Microprocessors Circuits Single event upset Clocks Frequency Redundancy Power dissipation MOSFETs radiation hardening CMOS memory integrated circuits heavy ion beams high-speed integrated circuits
Content Type	Text
Resource Type	Article
Subject	Nuclear and High Energy Physics Electrical and Electronic Engineering Nuclear Energy and Engineering

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Incremental Enhancement of SEU Hardened 90 nm CMOS Memory Cell

The Path and Challenges to 90-nm Radiation-Hardened Technology

Single-Event Tolerant Flip-Flop Design in 40-nm Bulk CMOS Technology

Novel circuits for radiation hardened memories

Total Dose and Dose Rate Radiation Characterization of EPI-CMOS Radiation Hardened Memory and Microprocessor Devices

Characterization of Heavy-Ion-Induced Single-Event Effects in 65 nm Bulk CMOS ASIC Test Chips

A 90-nm Radiation Hardened Clock Spine

Production and propagation of single-event transients in high-speed digital logic ICs

Novel Full TMR Placement Techniques for High-Speed Radiation Tolerant Digital Integrated Circuits

A 90 nm Bulk CMOS Radiation Hardened by Design Cache Memory

Similar Documents

Incremental Enhancement of SEU Hardened 90 nm CMOS Memory Cell

The Path and Challenges to 90-nm Radiation-Hardened Technology

Single-Event Tolerant Flip-Flop Design in 40-nm Bulk CMOS Technology

Novel circuits for radiation hardened memories

Total Dose and Dose Rate Radiation Characterization of EPI-CMOS Radiation Hardened Memory and Microprocessor Devices

Characterization of Heavy-Ion-Induced Single-Event Effects in 65 nm Bulk CMOS ASIC Test Chips

A 90-nm Radiation Hardened Clock Spine

Production and propagation of single-event transients in high-speed digital logic ICs

Novel Full TMR Placement Techniques for High-Speed Radiation Tolerant Digital Integrated Circuits

A 90 nm Bulk CMOS Radiation Hardened by Design Cache Memory