NDLI: Vector generation for power supply noise estimation and verification of deep submicron designs

Content Provider	IEEE Xplore Digital Library
Author	Yi-Min Jiang Kwang-Ting Cheng
Copyright Year	1993
Abstract	This paper presents new techniques for generating a small set of patterns for power network simulation to estimate the maximum power supply noise of the chip, as well as to identify cells/blocks for which the power supply noise at their V/sub dd/ ports exceeds a specified threshold. We first present an efficient, cell-level simulator for estimating power supply noise of any given vectors. Based on this simulator, we then apply the genetic algorithm (GA) to derive a small set of patterns producing high power supply noise. To identify critical nodes with power supply noise exceeding a threshold, the multiobjective GA is adapted for pattern generation. To achieve high coverage of such critical nodes, we model the search criteria as the maximum weighted matching of a bipartite graph, and guide the search direction according to the matching results. The derived patterns will be simulated on a power network simulator to obtain a lower bound of the maximum power supply noise and to identify the critical nodes. Experimental results on public benchmark circuits, as well as some industrial designs, are presented to demonstrate the efficiency and effectiveness of the proposed approaches.
Sponsorship	IEEE Computer Society Association for Computing Machinery (ACM)/SIGDA IEEE Computer Society Technical Committee on Design Automation
Starting Page	329
Ending Page	340
Page Count	12
File Size	287177
File Format	PDF
ISSN	10638210
Volume Number	9
Issue Number	2
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2001-04-01
Publisher Place	U.S.A.
Access Restriction	One Nation One Subscription (ONOS)
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Power generation Power supplies Noise generators Circuit noise Circuit simulation Voltage Switching circuits Genetic algorithms Inductance Libraries
Content Type	Text
Resource Type	Article
Subject	Electrical and Electronic Engineering Software Hardware and Architecture

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Estimation of maximum power supply noise for deep sub-micron designs

Estimation of inductive and resistive switching noise on power supply network in deep sub-micron CMOS circuits

Pattern generation and estimation for power supply noise analysis

Estimation of switching noise on power supply lines in deep sub-micron CMOS circuits

Vector generation for power supply noise estimation and verification of deep submicron designs (2001).

Noise generation and coupling mechanisms in deep-submicron ICs

Automatic worst case pattern generation using neural networks & genetic algorithm for estimation of switching noise on power supply lines in CMOS circuits

Conquering noise in deep-submicron digital ICs

Accurate and efficient simulation of synchronous digital switching noise in systems on a chip

Vector generation for power supply noise estimation and verification of deep submicron designs

Similar Documents

Estimation of maximum power supply noise for deep sub-micron designs

Estimation of inductive and resistive switching noise on power supply network in deep sub-micron CMOS circuits

Pattern generation and estimation for power supply noise analysis

Estimation of switching noise on power supply lines in deep sub-micron CMOS circuits

Vector generation for power supply noise estimation and verification of deep submicron designs (2001).

Noise generation and coupling mechanisms in deep-submicron ICs

Automatic worst case pattern generation using neural networks & genetic algorithm for estimation of switching noise on power supply lines in CMOS circuits

Conquering noise in deep-submicron digital ICs

Accurate and efficient simulation of synchronous digital switching noise in systems on a chip

Vector generation for power supply noise estimation and verification of deep submicron designs