NDLI: Shared caches in multicores: the good, the bad, and the ugly

Please wait, while we are loading the content...

Moving the needle, computer architecture research in academe and industry

WiDGET: Wisconsin decoupled grid execution tiles

Translation caching: skip, don't walk (the page table)

An intra-chip free-space optical interconnect

Use ECP, not ECC, for hard failures in resistive memories

LReplay: a pending period based deterministic replay scheme

Shared caches in multicores: the good, the bad, and the ugly

Dynamic warp subdivision for integrated branch and memory divergence tolerance

RETCON: transactional repair without replay

An integrated GPU power and performance model

Web search using mobile cores: quantifying and mitigating the price of efficiency

Improving the future by examining the past: ACM Turing Award Lecture

The rebirth of neural networks

NoHype: virtualized cloud infrastructure without the virtualization

Security refresh: prevent malicious wear-out and increase durability for phase-change memory with dynamically randomized address mapping

Elastic cooperative caching: an autonomous dynamically adaptive memory hierarchy for chip multiprocessors

Using hardware vulnerability factors to enhance AVF analysis

Forwardflow: a scalable core for power-constrained CMPs

High performance cache replacement using re-reference interval prediction (RRIP)

Aérgia: exploiting packet latency slack in on-chip networks

Morphable memory system: a robust architecture for exploiting multi-level phase change memories

Timetraveler: exploiting acyclic races for optimizing memory race recording

A dynamically configurable coprocessor for convolutional neural networks

Thread tailor: dynamically weaving threads together for efficient, adaptive parallel applications

A case for FAME: FPGA architecture model execution

The impact of management operations on the virtualized datacenter

Modeling critical sections in Amdahl's law and its implications for multicore design

IVEC: off-chip memory integrity protection for both security and reliability

Cohesion: a hybrid memory model for accelerators

Necromancer: enhancing system throughput by animating dead cores

Energy-performance tradeoffs in processor architecture and circuit design: a marginal cost analysis

The virtual write queue: coordinating DRAM and last-level cache policies

Silicon-photonic network architectures for scalable, power-efficient multi-chip systems

SieveStore: a highly-selective, ensemble-level disk cache for cost-performance

Conflict exceptions: simplifying concurrent language semantics with precise hardware exceptions for data-races

Evolution of thread-level parallelism in desktop applications

Energy proportional datacenter networks

Resistive computation: avoiding the power wall with low-leakage, STT-MRAM based computing

Sentry: light-weight auxiliary memory access control

Data marshaling for multi-core architectures

Leveraging the core-level complementary effects of PVT variations to reduce timing emergencies in multi-core processors

Understanding sources of inefficiency in general-purpose chips

Reducing cache power with low-cost, multi-bit error-correcting codes

Re-architecting DRAM memory systems with monolithically integrated silicon photonics

Rethinking DRAM design and organization for energy-constrained multi-cores

ColorSafe: architectural support for debugging and dynamically avoiding multi-variable atomicity violations

Debunking the 100X GPU vs. CPU myth: an evaluation of throughput computing on CPU and GPU

Relax: an architectural framework for software recovery of hardware faults

Shared caches in multicores: the good, the bad, and the ugly

Content Provider	ACM Digital Library
Author	Irwin, Mary Jane
Abstract	As we transition from clock-frequency performance scaling to performance scaling with multicores, the pressure on the memory hierarchy is increasing dramatically. Many different on-chip cache topologies have been proposed/implemented; effective management of these shared caches is crucial to multicore performance. This talk will begin with a description of a cache miss classification scheme for multicores (compulsory, inter-core misses, intra-core misses) that gives insight into the interactions between memory transactions of the different cores on a chip sharing a cache. Ways to improve the on-chip cache performance with architectural enhancements, compiler enhancements, and runtime system enhancements will then be discussed. If the application thread mapping and the on-chip topology is static (i.e., does not change during runtime), then compiler enhancements that support cache topology aware code optimization can be used to significantly improve an application's performance. Results from such an augmented compiler, where the topology is exposed to the compiler and where the compiler also does thread-to-core mapping assignments, will be presented. If the application thread mapping or the on-chip topology is dynamic, then other alternatives exist. For example, a thread scheduler, or allocator, can make decisions about moving threads to different cores during runtime in the hopes of improving overall cache performance. Initial experiments with the REEact system being developed by researchers at Penn State-UPittsburgh-UVirginia that "reacts" to hardware conditions (such as cache miss rates, hot-spots, etc.) by reallocating threads at runtime will be outlined. Finally, if the on-chip cache topology itself is dynamic (i.e., is designed to be reconfigurable at runtime), large performance benefits might be obtained. However, both hardware and software design challenges to realizing such a dynamic system abound. Some of these challenges will be briefly discussed.
Starting Page	234
Ending Page	234
Page Count	1
File Format	PDF MP4
ISBN	9781450300537
DOI	10.1145/1815961.1815990
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	2010-06-19
Publisher Place	New York
Access Restriction	Subscribed
Subject Keyword	Multicore Caches
Content Type	Audio Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Shared caches in multicores:the good, the bad, and the ugly

Panel: DSLs: the good, the bad, and the ugly

1 the good, the bad and the ugly.

Replacement policies for shared caches on symmetric multicores: a programmer-centric point of view

Fast modeling of shared caches in multicore systems

Low-Latency Mechanisms for Near-Threshold Operation of Private Caches in Shared Memory Multicores

Documentation — the good, the bad and the ugly

Metaphor: the good, the bad and the ugly

The good, the bad, and the ugly, but how ugly is ugly? (2008)

Shared caches in multicores: the good, the bad, and the ugly

Similar Documents

Shared caches in multicores:the good, the bad, and the ugly

Panel: DSLs: the good, the bad, and the ugly

1 the good, the bad and the ugly.

Replacement policies for shared caches on symmetric multicores: a programmer-centric point of view

Fast modeling of shared caches in multicore systems

Low-Latency Mechanisms for Near-Threshold Operation of Private Caches in Shared Memory Multicores

Documentation — the good, the bad and the ugly

Metaphor: the good, the bad and the ugly

The good, the bad, and the ugly, but how ugly is ugly? (2008)

Shared caches in multicores: the good, the bad, and the ugly