NDLI: Understanding sources of inefficiency in general-purpose chips

Please wait, while we are loading the content...

Moving the needle, computer architecture research in academe and industry

WiDGET: Wisconsin decoupled grid execution tiles

Translation caching: skip, don't walk (the page table)

An intra-chip free-space optical interconnect

Use ECP, not ECC, for hard failures in resistive memories

LReplay: a pending period based deterministic replay scheme

Shared caches in multicores: the good, the bad, and the ugly

Dynamic warp subdivision for integrated branch and memory divergence tolerance

RETCON: transactional repair without replay

An integrated GPU power and performance model

Web search using mobile cores: quantifying and mitigating the price of efficiency

Improving the future by examining the past: ACM Turing Award Lecture

The rebirth of neural networks

NoHype: virtualized cloud infrastructure without the virtualization

Security refresh: prevent malicious wear-out and increase durability for phase-change memory with dynamically randomized address mapping

Elastic cooperative caching: an autonomous dynamically adaptive memory hierarchy for chip multiprocessors

Using hardware vulnerability factors to enhance AVF analysis

Forwardflow: a scalable core for power-constrained CMPs

High performance cache replacement using re-reference interval prediction (RRIP)

Aérgia: exploiting packet latency slack in on-chip networks

Morphable memory system: a robust architecture for exploiting multi-level phase change memories

Timetraveler: exploiting acyclic races for optimizing memory race recording

A dynamically configurable coprocessor for convolutional neural networks

Thread tailor: dynamically weaving threads together for efficient, adaptive parallel applications

A case for FAME: FPGA architecture model execution

The impact of management operations on the virtualized datacenter

Modeling critical sections in Amdahl's law and its implications for multicore design

IVEC: off-chip memory integrity protection for both security and reliability

Cohesion: a hybrid memory model for accelerators

Necromancer: enhancing system throughput by animating dead cores

Energy-performance tradeoffs in processor architecture and circuit design: a marginal cost analysis

The virtual write queue: coordinating DRAM and last-level cache policies

Silicon-photonic network architectures for scalable, power-efficient multi-chip systems

SieveStore: a highly-selective, ensemble-level disk cache for cost-performance

Conflict exceptions: simplifying concurrent language semantics with precise hardware exceptions for data-races

Evolution of thread-level parallelism in desktop applications

Energy proportional datacenter networks

Resistive computation: avoiding the power wall with low-leakage, STT-MRAM based computing

Sentry: light-weight auxiliary memory access control

Data marshaling for multi-core architectures

Leveraging the core-level complementary effects of PVT variations to reduce timing emergencies in multi-core processors

Understanding sources of inefficiency in general-purpose chips

Reducing cache power with low-cost, multi-bit error-correcting codes

Re-architecting DRAM memory systems with monolithically integrated silicon photonics

Rethinking DRAM design and organization for energy-constrained multi-cores

ColorSafe: architectural support for debugging and dynamically avoiding multi-variable atomicity violations

Debunking the 100X GPU vs. CPU myth: an evaluation of throughput computing on CPU and GPU

Relax: an architectural framework for software recovery of hardware faults

Understanding sources of inefficiency in general-purpose chips

Content Provider	ACM Digital Library
Author	Azizi, Omid Horowitz, Mark Qadeer, Wajahat Kozyrakis, Christos Hameed, Rehan Wachs, Megan Solomatnikov, Alex Lee, Benjamin C. Richardson, Stephen
Abstract	Due to their high volume, general-purpose processors, and now chip multiprocessors (CMPs), are much more cost effective than ASICs, but lag significantly in terms of performance and energy efficiency. This paper explores the sources of these performance and energy overheads in general-purpose processing systems by quantifying the overheads of a 720p HD H.264 encoder running on a general-purpose CMP system. It then explores methods to eliminate these overheads by transforming the CPU into a specialized system for H.264 encoding. We evaluate the gains from customizations useful to broad classes of algorithms, such as SIMD units, as well as those specific to particular computation, such as customized storage and functional units. The ASIC is 500x more energy efficient than our original four-processor CMP. Broadly applicable optimizations improve performance by 10x and energy by 7x. However, the very low energy costs of actual core ops (100s fJ in 90nm) mean that over 90% of the energy used in these solutions is still "overhead". Achieving ASIC-like performance and efficiency requires algorithm-specific optimizations. For each sub-algorithm of H.264, we create a large, specialized functional unit that is capable of executing 100s of operations per instruction. This improves performance and energy by an additional 25x and the final customized CMP matches an ASIC solution's performance within 3x of its energy and within comparable area.
Starting Page	37
Ending Page	47
Page Count	11
File Format	PDF
ISBN	9781450300537
DOI	10.1145/1815961.1815968
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	2010-06-19
Publisher Place	New York
Access Restriction	Subscribed
Subject Keyword	High performance Asic Chip multiprocessor Customization H.264 Energy efficiency Tensilica
Content Type	Text
Resource Type	Article

Central Library (ISO-9001:2015 Certified)
Indian Institute of Technology Kharagpur
Kharagpur, West Bengal, India | PIN - 721302

See location in the Map
03222 282435
Mail: support@ndl.gov.in

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in