NDLI: Cache-aware optimization of BAN applications

Please wait, while we are loading the content...

Synthesis of heterogeneous pipelined multiprocessor systems using ILP: jpeg case study

A time-predictable system initialization design for huge-capacity flash-memory storage systems

Static analysis of processor stall cycle aggregation

Hardware/software partitioning of floating point software applications to fixed-pointed coprocessor circuits

Distributed and low-power synchronization architecture for embedded multiprocessors

Dynamic tuning of configurable architectures: the AWW online algorithm

You can catch more bugs with transaction level honey

Simulation and embedded software development for Anton, a parallel machine with heterogeneous multicore ASICs

Cache-aware optimization of BAN applications

Performance debugging of Esterel specifications

A security monitoring service for NoCs

Co-design in the wilderness

Design and defect tolerance beyond CMOS

Slack analysis in the system design loop

Methodology for multi-granularity embedded processor power model generation for an ESL design flow

Concurrency emulation and analysis of parallel applications for multi-processor system-on-chip co-design

Deterministic service guarantees for nand flash using partial block cleaning

Application specific non-volatile primary memory for embedded systems

A performance-oriented hardware/software partitioning for datapath applications

LOCS: a low overhead profiler-driven design flow for security of MPSoCs

Static analysis for fast and accurate design space exploration of caches

Model checking SystemC designs using timed automata

Don't forget memories: a case study redesigning a pattern counting ASIC circuit for FPGAs

SPaC: a symbolic pareto calculator

ODOR: a microresonator-based high-performance low-cost router for optical networks-on-Chip

Symbolic voter placement for dependability-aware system synthesis

Power reduction via macroblock prioritization for power aware H.264 video applications

Scratchpad allocation for concurrent embedded software

Traversal caches: a first step towards FPGA acceleration of pointer-based data structures

Online adaptive utilization control for real-time embedded multiprocessor systems

Profiling of lossless-compression algorithms for a novel biomedical-implant architecture

Specification-based compaction of directed tests for functional validation of pipelined processors

Reliable performance analysis of a multicore multithreaded system-on-chip

Providing accurate event models for the analysis of heterogeneous multiprocessor systems

Asynchronous transient resilient links for NoC

Speculative DMA for architecturally visible storage in instruction set extensions

Guaranteed scheduling for repetitive hard real-time tasks under the maximal temperature constraint

Software optimization for MPSoC: a mpeg-2 decoder case study

Specification and OS-based implementation of self-adaptive, hardware/software embedded systems

Intra- and inter-processor hybrid performance modeling for MPSoC architectures

Holistic design and caching in mobile computing

Combination of instruction set simulation and abstract RTOS model execution for fast and accurate target software evaluation

Extending open core protocol to support system-level cache coherence

Highly-cited ideas in system codesign and synthesis

Distributed flit-buffer flow control for networks-on-chip

Yield maximization for system-level task assignment and configuration selection of configurable multiprocessors

System-level mitigation of WID leakage power variability using body-bias islands

Cache-aware optimization of BAN applications

Content Provider	ACM Digital Library
Author	Roychoudhury, Abhik Mitra, Tulika Liang, Yun Chakraborty, Samarjit Ju, Lei
Abstract	Body-area sensor network or BAN-based health monitoring is increasingly becoming a popular alternative to traditional wired biomonitoring techniques. However, most biomonitoring applications need continuous processing of large volumes of data, as a result of which both power consumption and computation bandwidth turn out to be serious constraints for sensor network platforms. This has resulted in a lot of recent interest in design methods, modeling and software analysis techniques specifically targeted towards BANs and applications running on them. In this paper we show that appropriate optimization of the application running on the communication gateway of a wireless BAN and accurate modeling of the microarchitectural details of the gateway processor can lead to significantly better resource usage and power savings. In particular, we propose a method for deriving the optimal order in which the different sensors feeding the gateway processor should be sampled, to maximize cache re-use. Our case study using a faint fall detection application - from the geriatric care domain - which is fed by a number of smart sensors to detect physiological and physical gait signals of a patient show very attractive energy savings in the underlying processor. Alternatively, our method can be used to improve the sampling frequency of the sensors, leading to higher reliability and better response time of the application.
Starting Page	149
Ending Page	154
Page Count	6
File Format	PDF
ISBN	9781605584706
DOI	10.1145/1450135.1450170
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	2008-10-19
Publisher Place	New York
Access Restriction	Subscribed
Subject Keyword	Mobile devices Sensor networks Body-area networks Cache
Content Type	Text
Resource Type	Article

Central Library (ISO-9001:2015 Certified)
Indian Institute of Technology Kharagpur
Kharagpur, West Bengal, India | PIN - 721302

See location in the Map
03222 282435
Mail: support@ndl.gov.in

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in