NDLI: High-throughput bayesian computing machine with reconfigurable hardware

Please wait, while we are loading the content...

FPGA-2010 pre-conference workshop on open-source for FPGA

Intel nehalem processor core made FPGA synthesizable

Efficient multi-ported memories for FPGAs

High-throughput bayesian computing machine with reconfigurable hardware

Axel: a heterogeneous cluster with FPGAs and GPUs

Programming high performance signal processing systems in high level languages

Towards scalable placement for FPGAs

Haptic rendering of deformable objects using a multiple FPGA parallel computing architecture

Degradation in FPGAs: measurement and modelling

The impact of interconnect architecture on via-programmed structured ASICs (VPSAs)

A multi-FPGA based platform for emulating a 100m-transistor-scale processor with high-speed peripherals (abstract only)

A semi-automatic toolchain for reconfigurable multiprocessor systems-on-chip: architecture development and application partitioning (abstract only)

Heterogeneous-ASIF: an application specific inflexible FPGA using heterogeneous logic blocks (abstract only)

FPGA prototyping of an amba-based windows-compatible SoC

Automatic generation of high-performance multipliers for FPGAs with asymmetric multiplier blocks

High throughput and large capacity pipelined dynamic search tree on FPGA

Server-side coprocessor updating for mobile devices with FPGAs

FPGA power reduction by guarded evaluation

A 1 cycle-per-byte XML parsing accelerator

On-line sensing for healthier FPGA systems

Efficient FPGAs using nanoelectromechanical relays

Towards 5ps resolution TDC on a dynamically reconfigurable FPGA (abstract only)

A dependency graph based methodology for parallelizing HLL applications on FPGA (abstract only)

Scalable architecture for programmable quantum gate array (abstract only)

Predicting the performance of application-specific NoCs implemented on FPGAs

Bit-level optimization for high-level synthesis and FPGA-based acceleration

FPMR: MapReduce framework on FPGA

Accurately evaluating application performance in simulated hybrid multi-tasking systems

A comprehensive approach to modeling, characterizing and optimizing for metastability in FPGAs

A modular NFA architecture for regular expression matching

Voter insertion algorithms for FPGA designs using triple modular redundancy

An architecture for graphics processing in an FPGA (abstract only)

Design space exploration of throughput-optimized arrays from recurrence abstractions (abstract only)

Fine-grained vs. coarse-grained shift-and-add arithmetic in FPGAs (abstract only)

Combining multicore and reconfigurable instruction set extensions

Designing hardware with dynamic memory abstraction

Acceleration of an analytical approach to collateralized debt obligation pricing

Variation-aware placement for FPGAs with multi-cycle statistical timing analysis

Scalable network virtualization using FPGAs

Maximizing area-constrained partial fault tolerance in reconfigurable logic

FPGA implementation of highly parallelized decoder logic for network coding (abstract only)

Reconfigurable custom floating-point instructions (abstract only)

DRAM-based FPGA enabled by three-dimensional (3d) memory stacking (abstract only)

Energy efficient sensor node implementations

A 3d-audio reconfigurable processor

Global delay optimization using structural choices

Application of a reconfigurable computing cluster to ultra high throughput genome resequencing (abstract only)

Multiplier architectures for FPGA double precision functions (abstract only)

Modeling and simulation of nano quantum FPGAs (abstract only)

Accelerating Monte Carlo based SSTA using FPGA

Building a faster boolean matcher using bloom filter

FPGA based chip emulation system for test development and verification of analog and mixed signal circuits (abstract only)

Automatic tool flow for shift-register-LUT reconfiguration: making run-time reconfiguration fast and easy (abstract only)

Nano-magnetic non-volatile CMOS circuits for nano-scale FPGAs (abstract only)

LambdaRank acceleration for relevance ranking in web search engines (abstract only)

Odin II: an open-source verilog HDL synthesis tool for FPGA cad flows (abstract only)

High-performance FPGA based on novel DSS-MOSFET and non-volatile configuration memory (abstract only)

Memory efficient string matching: a modular approach on FPGAs (abstract only)

LUT-based FPGA technology mapping for reliability (abstract only)

Design and evaluation of a parameterizable NoC router for FPGAs (abstract only)

Implementing dynamic information flow tracking on microprocessors with integrated FPGA fabric (abstract only)

Aggressive overclocking support using a novel timing error recovery technique on FPGAs (abstract only)

Energy reduction with run-time partial reconfiguration (abstract only)

A heuristic algorithm for LUT-based FPGA technology mapping using the lower bound for DAG covering problem (abstract only)

Minimizing partial reconfiguration overhead with fully streaming DMA engines and intelligent ICAP controller (abstract only)

FPGA-based prototyping of a 2D MESH / TORUS on-chip interconnect (abstract only)

High-throughput bayesian computing machine with reconfigurable hardware

Content Provider	ACM Digital Library
Author	Lin, Mingjie Lebedev, Ilia Wawrzynek, John
Abstract	We use reconfigurable hardware to construct a high throughput Bayesian computing machine (BCM) capable of evalu- ating probabilistic networks with arbitrary DAG (directed acyclic graph) topology. Our BCM achieves high throughput by exploiting the FPGA's distributed memories and abundant hardware structures (such as long carry-chains and registers), which enables us to 1) develop an innovative memory allocation scheme based on a maximal matching algorithm that completely avoids memory stalls, 2) optimize and deeply pipeline the logic design of each processing node, and 3) optimally schedule them. The BCM architecture we present not only can be applied to many important algorithms in artificial intelligence, signal processing, and digital communications, but also has high reusability, i.e., a new application needs not change a BCM's hardware design, only new task graph processing and code compilation are necessary. Moreover, the throughput of a BCM scales almost linearly with the size of the FPGA on which it is implemented. A prototype of a Bayesian computing machine with 16 processing nodes was implemented with a Virtex-5 FPGA (XCV5LX155T-2) on a BEE3 (Berkeley Emulation Engine) platform. For a wide variety of sample Bayesian problems, comparing running the same network evaluation algorithm on a 2.4 GHz Core 2 Duo Intel processor and a GeForce 9400m using the CUDA software package, the BCM demonstrates 80x and 15x speedups respectively, with a peak throughput of 20.4 GFLOPS (Giga Floating-Point Operations per Second).
Starting Page	73
Ending Page	82
Page Count	10
File Format	PDF
ISBN	9781605589114
DOI	10.1145/1723112.1723127
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	2010-02-21
Publisher Place	New York
Access Restriction	Subscribed
Subject Keyword	Bayesian computing Reconfigurable hardware
Content Type	Text
Resource Type	Article

Central Library (ISO-9001:2015 Certified)
Indian Institute of Technology Kharagpur
Kharagpur, West Bengal, India | PIN - 721302

See location in the Map
03222 282435
Mail: support@ndl.gov.in

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in