NDLI: Programming challenges in network processor deployment

Please wait, while we are loading the content...

Vectorizing for a SIMdD DSP architecture

Extending STI for demanding hard-real-time systems

Reducing code size with echo instructions

Frequent loop detection using efficient non-intrusive on-chip hardware

A new look at exploiting data parallelism in embedded systems

Encryption overhead in embedded systems and sensor network nodes: modeling and analysis

Graphical user interface energy characterization for handheld computers

Compiler-decided dynamic memory allocation for scratch-pad based embedded systems

Moving from embedded systems to embedded computing

Simple offset assignment in presence of subword data

Clustered calculation of worst-case execution times

Compiler optimization and ordering effects on VLIW code compression

Increasing the number of effective registers in a low-power processor using a windowed register file

Fault-tolerant platforms for automotive safety-critical applications

AES and the cryptonite crypto processor

A hierarchical approach for energy efficient application design using heterogeneous embedded systems

Exploiting bank locality in multi-bank memories

Energy aware algorithm design via probabilistic computing: from algorithms and models to Moore's law and novel (semiconductor) devices

Efficient spill code for SDRAM

Task-level timing models for guaranteed performance in multiprocessor networks-on-chip

Reducing code size for heterogeneous-connectivity-based VLIW DSPs through synthesis of instruction set extensions

Automatic generation of application specific processors

Programming challenges in network processor deployment

A low-power accelerator for the SPHINX 3 speech recognition system

A control-theoretic approach to dynamic voltage scheduling

Lattice-based memory allocation

Cluster assignment of global values for clustered VLIW processors

System-level power-performance trade-offs in task scheduling for dynamically reconfigurable architectures

A scalable wide-issue clustered VLIW with a reconfigurable interconnect

Architectural optimizations for low-power, real-time speech recognition

Power efficient encoding techniques for off-chip data buses

Performance, energy, and reliability tradeoffs in replicating hot cache lines

Polynomial-time algorithm for on-chip scratchpad memory partitioning

Programming challenges in network processor deployment

Content Provider	ACM Digital Library
Author	Sauer, Christian Kulkarni, Chidamber Keutzer, Kurt Gries, Matthias
Abstract	Programming multi-processor ASIPs, such as network processors, remains an art due to the wide variety of architectures and due to little support for exploring different implementation alternatives. We present a study that implements an IP forwarding router application on two different network processors to better understand the main challenges in programming such multi-processor ASIPs. The goal of this study is to identify the elements central to a successful deployment of such systems based on a detailed profiling of the two architectures. Our results show that inefficient partitioning can impact the throughput by more than 30%; a better arbitration of resources increases the throughput by at least 10%, and localization of computation related to the memories can increase the available bandwidth on internal buses by a factor of two. The main observation of our study is that there is a critical lack of tools and methods that support an integrated approach to partitioning, scheduling and arbitration, and data transfer management for such system implementations.
Starting Page	178
Ending Page	187
Page Count	10
File Format	PDF
ISBN	1581136765
DOI	10.1145/951710.951735
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	2003-10-30
Publisher Place	New York
Access Restriction	Subscribed
Subject Keyword	Programming heterogeneous architectures Ipv4 forwarding Programming model Mapping Resource sharing Multi-threading
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Approximation algorithm for data mapping on block multi-threaded network processor architectures

ABSTRACT Programming Challenges in Network Processor Deployment

Application analysis and resource mapping for heterogeneous network processor architectures

Approximation Algorithm for Data Mapping on Block Multi-threaded Network Processor Architectures

Run-time Spatial Mapping of Streaming Applications to Heterogeneous Multi-Processor Systems

Rinnegan: Efficient Resource Use in Heterogeneous Architectures

High-performance IPv6 forwarding algorithm for multi-core and multithreaded network processor

Application Analysis and Resource Mapping for Heterogeneous Network Processor Architectures (2004)

Heuristic for Accelerating Run-Time Task Mapping in NoC-Based Heterogeneous MPSoCs

Programming challenges in network processor deployment

Similar Documents

Approximation algorithm for data mapping on block multi-threaded network processor architectures

ABSTRACT Programming Challenges in Network Processor Deployment

Application analysis and resource mapping for heterogeneous network processor architectures

Approximation Algorithm for Data Mapping on Block Multi-threaded Network Processor Architectures

Run-time Spatial Mapping of Streaming Applications to Heterogeneous Multi-Processor Systems

Rinnegan: Efficient Resource Use in Heterogeneous Architectures

High-performance IPv6 forwarding algorithm for multi-core and multithreaded network processor

Application Analysis and Resource Mapping for Heterogeneous Network Processor Architectures (2004)

Heuristic for Accelerating Run-Time Task Mapping in NoC-Based Heterogeneous MPSoCs

Programming challenges in network processor deployment