NDLI: Cluster assignment of global values for clustered VLIW processors

Please wait, while we are loading the content...

Vectorizing for a SIMdD DSP architecture

Extending STI for demanding hard-real-time systems

Reducing code size with echo instructions

Frequent loop detection using efficient non-intrusive on-chip hardware

A new look at exploiting data parallelism in embedded systems

Encryption overhead in embedded systems and sensor network nodes: modeling and analysis

Graphical user interface energy characterization for handheld computers

Compiler-decided dynamic memory allocation for scratch-pad based embedded systems

Moving from embedded systems to embedded computing

Simple offset assignment in presence of subword data

Clustered calculation of worst-case execution times

Compiler optimization and ordering effects on VLIW code compression

Increasing the number of effective registers in a low-power processor using a windowed register file

Fault-tolerant platforms for automotive safety-critical applications

AES and the cryptonite crypto processor

A hierarchical approach for energy efficient application design using heterogeneous embedded systems

Exploiting bank locality in multi-bank memories

Energy aware algorithm design via probabilistic computing: from algorithms and models to Moore's law and novel (semiconductor) devices

Efficient spill code for SDRAM

Task-level timing models for guaranteed performance in multiprocessor networks-on-chip

Reducing code size for heterogeneous-connectivity-based VLIW DSPs through synthesis of instruction set extensions

Automatic generation of application specific processors

Programming challenges in network processor deployment

A low-power accelerator for the SPHINX 3 speech recognition system

A control-theoretic approach to dynamic voltage scheduling

Lattice-based memory allocation

Cluster assignment of global values for clustered VLIW processors

System-level power-performance trade-offs in task scheduling for dynamically reconfigurable architectures

A scalable wide-issue clustered VLIW with a reconfigurable interconnect

Architectural optimizations for low-power, real-time speech recognition

Power efficient encoding techniques for off-chip data buses

Performance, energy, and reliability tradeoffs in replicating hot cache lines

Polynomial-time algorithm for on-chip scratchpad memory partitioning

Cluster assignment of global values for clustered VLIW processors

Content Provider	ACM Digital Library
Author	Corporaal, Henk Terechko, Andrei Le Thénaff, Erwan
Abstract	In this paper high-level language (HLL) variables that are alive in a whole HLL function, across multiple scheduling units, are termed as global values. Due to their long live ranges and, hence, large impact on the schedule, the global values require different compiler optimizations than local values, which span across only one scheduling unit. The instruction scheduler for a clustered ILP processor, which is responsible for cluster assignment of operations and variables, faces a difficult problem of assigning global values to clusters. Our study shows that trivial assignments (e.g. mapping all global values into one cluster) may result in a severe cycle count overhead relative to the unicluster of up to 26.3% for a four cluster VLIW machine. This paper presents three advanced algorithms for assigning global values to clusters based on multi-pass scheduling and affinity of variables. Furthermore, we measure performance of these algorithms on optimized multimedia C applications and assess quality of our algorithms by comparing them to a practical higher performance bound derived from a vast random search. Our algorithms reduce the execution time overhead of the best simple algorithm round-robin from 10.5% to 5.9% for the two cluster VLIW machine and from 17.3% to 14.12% for the four cluster VLIW machine.
Starting Page	32
Ending Page	40
Page Count	9
File Format	PDF
ISBN	1581136765
DOI	10.1145/951710.951717
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	2003-10-30
Publisher Place	New York
Access Restriction	Subscribed
Subject Keyword	Compiler Instruction scheduler Cluster assignment Ilp Vliw Register allocation
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Register Allocation by Incremental Graph Colouring for Clustered VLIW Processors

CAeSaR: unified cluster-assignment scheduling and communication reuse for clustered VLIW processors

CAeSaR: Unified cluster-assignment scheduling and communication reuse for clustered VLIW processors

WCET-aware re-scheduling register allocation for real-time embedded systems with clustered VLIW architecture

Unified cluster assignment and instruction scheduling for clustered vliw microarchitectures.

Lifetime holes aware register allocation for clustered VLIW processors

Inter-cluster communication in VLIW architectures

Palf: compiler supports for irregular register files in clustered vliw dsp processors.

A Unified Modulo Scheduling and Register Allocation Technique for Clustered Processors

Cluster assignment of global values for clustered VLIW processors

Similar Documents

Register Allocation by Incremental Graph Colouring for Clustered VLIW Processors

CAeSaR: unified cluster-assignment scheduling and communication reuse for clustered VLIW processors

CAeSaR: Unified cluster-assignment scheduling and communication reuse for clustered VLIW processors

WCET-aware re-scheduling register allocation for real-time embedded systems with clustered VLIW architecture

Unified cluster assignment and instruction scheduling for clustered vliw microarchitectures.

Lifetime holes aware register allocation for clustered VLIW processors

Inter-cluster communication in VLIW architectures

Palf: compiler supports for irregular register files in clustered vliw dsp processors.

A Unified Modulo Scheduling and Register Allocation Technique for Clustered Processors

Cluster assignment of global values for clustered VLIW processors