NDLI: Reducing code size with echo instructions

Please wait, while we are loading the content...

Vectorizing for a SIMdD DSP architecture

Extending STI for demanding hard-real-time systems

Reducing code size with echo instructions

Frequent loop detection using efficient non-intrusive on-chip hardware

A new look at exploiting data parallelism in embedded systems

Encryption overhead in embedded systems and sensor network nodes: modeling and analysis

Graphical user interface energy characterization for handheld computers

Compiler-decided dynamic memory allocation for scratch-pad based embedded systems

Moving from embedded systems to embedded computing

Simple offset assignment in presence of subword data

Clustered calculation of worst-case execution times

Compiler optimization and ordering effects on VLIW code compression

Increasing the number of effective registers in a low-power processor using a windowed register file

Fault-tolerant platforms for automotive safety-critical applications

AES and the cryptonite crypto processor

A hierarchical approach for energy efficient application design using heterogeneous embedded systems

Exploiting bank locality in multi-bank memories

Energy aware algorithm design via probabilistic computing: from algorithms and models to Moore's law and novel (semiconductor) devices

Efficient spill code for SDRAM

Task-level timing models for guaranteed performance in multiprocessor networks-on-chip

Reducing code size for heterogeneous-connectivity-based VLIW DSPs through synthesis of instruction set extensions

Automatic generation of application specific processors

Programming challenges in network processor deployment

A low-power accelerator for the SPHINX 3 speech recognition system

A control-theoretic approach to dynamic voltage scheduling

Lattice-based memory allocation

Cluster assignment of global values for clustered VLIW processors

System-level power-performance trade-offs in task scheduling for dynamically reconfigurable architectures

A scalable wide-issue clustered VLIW with a reconfigurable interconnect

Architectural optimizations for low-power, real-time speech recognition

Power efficient encoding techniques for off-chip data buses

Performance, energy, and reliability tradeoffs in replicating hot cache lines

Polynomial-time algorithm for on-chip scratchpad memory partitioning

Reducing code size with echo instructions

Content Provider	ACM Digital Library
Author	Calder, Brad Schoenmackers, Stefan Sherwood, Timothy Lau, Jeremy
Abstract	In an embedded system, the cost of storing a program on-chip can be as high as the cost of a microprocessor. Compressing an application's code to reduce the amount of memory required is an attractive way to decrease costs. In this paper, we examine an executable form of program compression using echo instructions.With echo instructions, two or more similar, but not necessarily identical, sections of code can be reduced to a single copy of the repeating code. The single copy is left in the location of one of the original sections of the code. All the other sections are replaced with a single echo instruction that tells the processor to execute a subset of the instructions from the single copy.We present results of using echo instructions from a full compiler and simulator implementation that takes input programs, compresses them with echo instructions, and simulates their execution. We apply register renaming and instruction scheduling to expose more similarities in code, use profiles to guide compression, and propose minor architectural modifications to support echo instructions. In addition, we compare and combine echo instructions with two prior compression techniques: procedural abstraction and IBM's CodePac.
Starting Page	84
Ending Page	94
Page Count	11
File Format	PDF
ISBN	1581136765
DOI	10.1145/951710.951724
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	2003-10-30
Publisher Place	New York
Access Restriction	Subscribed
Subject Keyword	Compression Echo instructions Code size optimization
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

A dictionary construction technique for code compression systems with echo instructions

Reducing code size with echo instructions (2003)

Code Compression with Split Echo Instructions

A dictionary construction technique for code compression systems with echo instructions

A dictionary construction technique for code compression systems with echo instructions.

Using multiple memory access instructions for reducing code size (2004).

Enhanced code density of embedded CISC processors with echo technology

Enhanced code density of embedded CISC processors with echo technology

Adaptive object code compression

Reducing code size with echo instructions

Similar Documents

A dictionary construction technique for code compression systems with echo instructions

Reducing code size with echo instructions (2003)

Code Compression with Split Echo Instructions

A dictionary construction technique for code compression systems with echo instructions

A dictionary construction technique for code compression systems with echo instructions.

Using multiple memory access instructions for reducing code size (2004).

Enhanced code density of embedded CISC processors with echo technology

Enhanced code density of embedded CISC processors with echo technology

Adaptive object code compression

Reducing code size with echo instructions