NDLI: OE+IOE: a novel turn model based fault tolerant routing scheme for networks-on-chip

Please wait, while we are loading the content...

Embedded market: challenges and opportunities

Rank based dynamic voltage and frequency scaling fortiled graphics processors

Verification of dynamically reconfigurable embedded systems by model transformation rules

From ESL 2010 to ESL 2015

Hardware/software co-design for high performance computing: challenges and opportunities

Exploring programming model-driven QoS support for NoC-based platforms

Power aware SID-based simulator for embedded multicore DSP subsystems

Worst-case performance analysis of synchronous dataflow scenarios

Automatic memory partitioning: increasing memory parallelism via data structure partitioning

An introduction to the SystemC synthesis subset standard

Compilation techniques for CGRAs: exploring all parallelization approaches

Dynamic, non-linear cache architecture for power-sensitive mobile processors

A holistic approach to network-on-chip synthesis

parSC: synchronous parallel systemc simulation on multi-core host architectures

Automatic parallelization of embedded software using hierarchical task graphs and integer linear programming

System-level reliability modeling for MPSoCs

Unconventional fabrics, architectures, and models for future multi-core systems

Modeling and analyzing real-time multiprocessor systems

Intermediate fabrics: virtual architectures for circuit portability and fast placement and routing

Hardware/software optimization of error detection implementation for real-time embedded systems

Optimal synthesis of latency and throughput constrained pipelined MPSoCs targeting streaming applications

Accurate online power estimation and automatic battery behavior based power model generation for smartphones

Improving platform-based system synthesis by satisfiability modulo theories solving

Towards a synthesis semantics for systemC channels

A greedy buffer allocation algorithm for power-aware communication in body sensor networks

NeuroNoC: neural network inspired runtime adaptation for an on-chip communication architecture

FastFwd: an efficient hardware acceleration technique for trace-driven network-on-chip simulation

Performance modeling of embedded applications with zero architectural knowledge

A task remapping technique for reliable multi-core embedded systems

Exploring models of computation with ptolemy II

An elastic software cache with fast prefetching for motion compensation in video decoding

Scheduling garbage collection in real-time systems

OE+IOE: a novel turn model based fault tolerant routing scheme for networks-on-chip

Statistical approach in a system level methodology to deal with process variation

A case for lifetime-aware task mapping in embedded chip multiprocessors

Demand-based block-level address mapping in large-scale NAND flash storage systems

High durability in NAND flash memory through effective page reuse mechanisms

Workload characterization and its impact on multicore platform design

FEMU: a firmware-based emulation framework for SoC verification

A performance model and code overlay generator for scratchpad enhanced embedded processors

Heap data management for limited local memory (LLM) multi-core processors

OE+IOE: a novel turn model based fault tolerant routing scheme for networks-on-chip

Content Provider	ACM Digital Library
Author	Siegel, Howard Jay Connors, Dan Zou, Yong Pasricha, Sudeep
Abstract	Network-on-chip (NoC) communication architectures are increasingly being used today to interconnect cores on chip multiprocessors (CMPs). Permanent faults in NoCs due to fabrication challenges in ultra deep submicron (UDSM) technology nodes and due to wearout have led to an increased emphasis on fault tolerant design techniques. To ensure fault tolerant communication in NoCs, several fault tolerant routing algorithms have been proposed in recent years with the goal of routing flits around faults. A majority of these algorithms are based on the turn model approach due to its simplicity and inherent freedom from deadlock. However, existing turn model based fault tolerant routing algorithms are either too restrictive in the choice of paths that flits can traverse, or are tailored to work efficiently only on very specific fault distribution patterns. In this paper, we propose a novel low overhead fault tolerant routing scheme that combines the odd-even (OE) and inverted odd-even (IOE) turn models to achieve much better fault tolerance than traditional turn model based schemes. The proposed scheme uses replication opportunistically to optimize the balance between energy overhead and arrival rate. Our experimental results indicate that the proposed OE+IOE routing scheme provides better fault tolerance than existing turn model, N-random walk, and dual virtual channel based routing schemes that have been proposed in literature.
Starting Page	85
Ending Page	94
Page Count	10
File Format	PDF
ISBN	9781605589053
DOI	10.1145/1878961.1878979
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	2010-10-24
Publisher Place	New York
Access Restriction	Subscribed
Subject Keyword	Networks-on-chip Fault-tolerant routing
Content Type	Text
Resource Type	Article

Central Library (ISO-9001:2015 Certified)
Indian Institute of Technology Kharagpur
Kharagpur, West Bengal, India | PIN - 721302

See location in the Map
03222 282435
Mail: support@ndl.gov.in

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in