NDLI: Implementation of a double-precision multiplier accumulator with exception treatment to a dense matrix multiplier module in FPGA

Please wait, while we are loading the content...

Sizing CMOS circuits by means of the gm/ID methodology and a compact model

System-level design technologies for heterogeneous distributed systems

Lithography friendly routing: from construct-by-correction to correct-by-construction

Full-chip routing system for reducing Cu CMP & ECP variation

Implementation of a double-precision multiplier accumulator with exception treatment to a dense matrix multiplier module in FPGA

A 2.4GHz LNA in a 90-nm CMOS technology designed with ACM model

A current limiter for DC/DC regulators with internal compensation for process and temperature

A novel scheme to reduce short-circuit power in mesh-based clock architectures

An improved and automated design tool for the optimization of CMOS OTAs using geometric programming

A simplified executable model to evaluate latency and throughput of networks-on-chip

Fault-tolerance in FPGA's through CRC voting

Architectural design for the new QSDS with dynamic iteration control motion estimation algorithm targeting HDTV

Synergistic modeling and optimization for nanometer IC design/manufacturing integration

Time-domain analog signal processing techniques

Metal filling impact on standard cells: definition of the metal fill corner concept

The performance of pollution control victim cache for embedded systems

A 40mhz 70db gain variable gain amplifier design using the gm/id design method

Current mode read-out circuit for infrared photodiode applications in 0.35 μm cmos

Power and performance tradeoffs with process variation resilient adaptive cache architectures

CMOS op-amp power optimization in all regions of inversion using geometric programming

Executable formal specification and validation of NoC communication infrastructures

Evaluating the robustness of secure triple track logic through prototyping

A new pipelined architecture of an H.264/MPEG-4 AVC deblocking filter

Test Methods For Sigma-Delta Data Converters and Related Devices

System design for 3D Silicon integration

A comparative analysis of fault injection methods via enhanced on-chip debug infrastructures

Low-area ASIC implementation for configurable coefficients FIR pulse shape filters of digital TV systems

A 2.7ua sub1-v voltage reference

Early voltage and saturation voltage improvement in deep sub-micron technologies using associations of transistors

Power management techniques for very low consumption and EMI reduction in automotive applications

Systematic methodology for the design of Seevinck's CMOS log-domain integrators

MOTIM: an industrial application using nocs

Synchronizing triple modular redundant designs in dynamic partial reconfiguration applications

High throughput architecture for H.264/AVC motion compensation sample interpolator for HDTV

Highly integrated, re-configurable RF front-ends in deep sub-micron CMOS: (with an example of a WCDMA, GSM/GPRS/EDGE receiver without inter-stage SAW filter)

A new march sequence to fit DDR SDRAM test in burst mode

An approximate algorithm for the multiple constant multiplications problem

A wide band CMOS differential voltage-controlled ring oscillator

Encountering gate oxide breakdown with shadow transistors to increase reliability

A coloured petri net based approach for estimating execution time and energy consumption in embedded systems

BenCGen: a digital circuit generation tool for benchmarks

Self-adaptable slew rate control output buffer for embedded microcontroller port applications

Analog hardware implementation of a vector quantizer for focal-plane image compression

An efficient test and characterization approach for nanowire-based architectures

Area optimization algorithms in high-speed digital FIR filter synthesis

RBF circuits based on folded cascode differential pairs

A novel AES cryptographic core highly resistant to differential power analysis attacks

Efficient dynamic reconfiguration for multi-context embedded FPGA

A novel hardware architecture design for binary arithmetic decoder engines based on bitstream flow analysis

Implementation of a double-precision multiplier accumulator with exception treatment to a dense matrix multiplier module in FPGA

Content Provider	ACM Digital Library
Author	Medeiros, Victor Wanderley Costa Mazer, Ângelo de Lima, Manoel Eusebio Souza, Viviane Lucy Santos Nascimento, Paulo Sérgio Brandão Barros, Abner Correa Barbosa, João Paulo Neves, Bruno P. Santos, Ismael
Abstract	Recently, the manufactures of supercomputers have made use of FPGAs to accelerate scientific applications [16][17]. Traditionally, the FPGAs were used only on non-scientific applications. The main reasons for this fact are: the floating-point computation complexity; the FPGA logic cells are not sufficient for the scientific cores implementation; the cores complexity prevents them to operate on high frequencies. Nowadays, the increase of specialized blocks availability in complex operations, as sum and multiplier blocks, implemented directly in FPGA and, the increase of internal RAM blocks (BRAMs) have made possible high performance systems that use FPGA as a processing element for scientific computation [2]. These devices are used as co-processors that execute intensive computation. The emphasis of these architectures is the exploration of parallelism present on scientific computation operations and data reuse. In major of these applications, the scientific computation uses, in general, operations of big floating-point dense matrices, which are normally operated by MACs. In this work, we describe the architecture of an accumulative multiplier (MAC) in double precision floating-point, according to IEEE-754 standard and we propose the architecture of a multiplier of matrices that uses developed instances of the MACs and explores the reuse of data through the use of the BRAMs (Blocks of RAM internal to the FPGAs) of a Xilinx Virtex 4 LX200 FPGA. The synthesis results showed that the implemented MAC could reach a performance of 4GFLOPs.
Starting Page	40
Ending Page	45
Page Count	6
File Format	PDF
ISBN	9781605582313
DOI	10.1145/1404371.1404392
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	2008-09-01
Publisher Place	New York
Access Restriction	Subscribed
Subject Keyword	Scientific computing Fpga Floating-point Hpc
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Analysing single precision floating point multiplier on virtex 2p hardware module.

Implementation of Double Precision Floating Point Multiplier on FPGA

An FPGA based high speed IEEE-754 double precision floating point multiplier using Verilog

Efficient Implementation of IEEE Double Precision Floating-Point Multiplier on FPGA

FPGA Implementation of Double Precision Floating Point Multiplier using Xilinx Coregen Tool

Multiplier architectures for FPGA double precision functions (abstract only)

A double precision floating point multiplier suitably designed for fpgas and asics.

FPGA accelerating double/quad-double high precision floating-point applications for ExaScale computing

Implementation of Double Precision Floating Point Multiplier in VHDL

Implementation of a double-precision multiplier accumulator with exception treatment to a dense matrix multiplier module in FPGA

Similar Documents

Analysing single precision floating point multiplier on virtex 2p hardware module.

Implementation of Double Precision Floating Point Multiplier on FPGA

An FPGA based high speed IEEE-754 double precision floating point multiplier using Verilog

Efficient Implementation of IEEE Double Precision Floating-Point Multiplier on FPGA

FPGA Implementation of Double Precision Floating Point Multiplier using Xilinx Coregen Tool

Multiplier architectures for FPGA double precision functions (abstract only)

A double precision floating point multiplier suitably designed for fpgas and asics.

FPGA accelerating double/quad-double high precision floating-point applications for ExaScale computing

Implementation of Double Precision Floating Point Multiplier in VHDL

Implementation of a double-precision multiplier accumulator with exception treatment to a dense matrix multiplier module in FPGA