NDLI: An approximate algorithm for the multiple constant multiplications problem

Please wait, while we are loading the content...

Sizing CMOS circuits by means of the gm/ID methodology and a compact model

System-level design technologies for heterogeneous distributed systems

Lithography friendly routing: from construct-by-correction to correct-by-construction

Full-chip routing system for reducing Cu CMP & ECP variation

Implementation of a double-precision multiplier accumulator with exception treatment to a dense matrix multiplier module in FPGA

A 2.4GHz LNA in a 90-nm CMOS technology designed with ACM model

A current limiter for DC/DC regulators with internal compensation for process and temperature

A novel scheme to reduce short-circuit power in mesh-based clock architectures

An improved and automated design tool for the optimization of CMOS OTAs using geometric programming

A simplified executable model to evaluate latency and throughput of networks-on-chip

Fault-tolerance in FPGA's through CRC voting

Architectural design for the new QSDS with dynamic iteration control motion estimation algorithm targeting HDTV

Synergistic modeling and optimization for nanometer IC design/manufacturing integration

Time-domain analog signal processing techniques

Metal filling impact on standard cells: definition of the metal fill corner concept

The performance of pollution control victim cache for embedded systems

A 40mhz 70db gain variable gain amplifier design using the gm/id design method

Current mode read-out circuit for infrared photodiode applications in 0.35 μm cmos

Power and performance tradeoffs with process variation resilient adaptive cache architectures

CMOS op-amp power optimization in all regions of inversion using geometric programming

Executable formal specification and validation of NoC communication infrastructures

Evaluating the robustness of secure triple track logic through prototyping

A new pipelined architecture of an H.264/MPEG-4 AVC deblocking filter

Test Methods For Sigma-Delta Data Converters and Related Devices

System design for 3D Silicon integration

A comparative analysis of fault injection methods via enhanced on-chip debug infrastructures

Low-area ASIC implementation for configurable coefficients FIR pulse shape filters of digital TV systems

A 2.7ua sub1-v voltage reference

Early voltage and saturation voltage improvement in deep sub-micron technologies using associations of transistors

Power management techniques for very low consumption and EMI reduction in automotive applications

Systematic methodology for the design of Seevinck's CMOS log-domain integrators

MOTIM: an industrial application using nocs

Synchronizing triple modular redundant designs in dynamic partial reconfiguration applications

High throughput architecture for H.264/AVC motion compensation sample interpolator for HDTV

Highly integrated, re-configurable RF front-ends in deep sub-micron CMOS: (with an example of a WCDMA, GSM/GPRS/EDGE receiver without inter-stage SAW filter)

A new march sequence to fit DDR SDRAM test in burst mode

An approximate algorithm for the multiple constant multiplications problem

A wide band CMOS differential voltage-controlled ring oscillator

Encountering gate oxide breakdown with shadow transistors to increase reliability

A coloured petri net based approach for estimating execution time and energy consumption in embedded systems

BenCGen: a digital circuit generation tool for benchmarks

Self-adaptable slew rate control output buffer for embedded microcontroller port applications

Analog hardware implementation of a vector quantizer for focal-plane image compression

An efficient test and characterization approach for nanowire-based architectures

Area optimization algorithms in high-speed digital FIR filter synthesis

RBF circuits based on folded cascode differential pairs

A novel AES cryptographic core highly resistant to differential power analysis attacks

Efficient dynamic reconfiguration for multi-context embedded FPGA

A novel hardware architecture design for binary arithmetic decoder engines based on bitstream flow analysis

An approximate algorithm for the multiple constant multiplications problem

Content Provider	ACM Digital Library
Author	Aksoy, Levent Gunes, Ece Olcay
Abstract	Multiple constant multiplications (MCM) problem that is to obtain the minimum number of addition/subtraction operations required to implement the constant multiplications finds itself and its variants in many applications, such as finite impulse response (FIR) filters, linear signal transforms, and computer arithmetic. There have been a number of efficient algorithms proposed for the MCM problem. However, due to the NP-hardness of the problem, the proposed algorithms have been heuristics and cannot guarantee the minimum solution. In this paper, we introduce an approximate algorithm that can ensure the minimum solution on more instances than the previously proposed heuristics and can be extended to an exact algorithm using an exhaustive search. The approximate algorithm has been applied on a comprehensive set of instances including FIR filter and randomly generated hard instances, and compared with the previously proposed efficient heuristics. It is observed from the experimental results that the proposed approximate algorithm finds competitive and better results than the prominent heuristics.
Starting Page	58
Ending Page	63
Page Count	6
File Format	PDF
ISBN	9781605582313
DOI	10.1145/1404371.1404395
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	2008-09-01
Publisher Place	New York
Access Restriction	Subscribed
Subject Keyword	Multiplierless filter design Multiple constant multiplications problem Graph-based technique Approximate algorithm
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Design of low complexity digital FIR filters

Global optimization of common subexpressions for multiplierless synthesis of multiple constant multiplications

A common subexpression sharing approach for multiplierless synthesis of multiple constant multiplications.

Multiplierless Multiple Constant Multiplication

A Common Subexpression Sharing Approach for Multiplierless Synthesis of Multiple Constant Multiplications

Global optimization of common subexpressions for multiplierless synthesis of multiple constant multiplications

SIREN: a depth-first search algorithm for the filter design optimization problem

An exact algorithm for the maximal sharing of partial terms in multiple constant multiplications

Multiplierless multiple constant multiplication (2007)

An approximate algorithm for the multiple constant multiplications problem

Similar Documents

Design of low complexity digital FIR filters

Global optimization of common subexpressions for multiplierless synthesis of multiple constant multiplications

A common subexpression sharing approach for multiplierless synthesis of multiple constant multiplications.

Multiplierless Multiple Constant Multiplication

A Common Subexpression Sharing Approach for Multiplierless Synthesis of Multiple Constant Multiplications

Global optimization of common subexpressions for multiplierless synthesis of multiple constant multiplications

SIREN: a depth-first search algorithm for the filter design optimization problem

An exact algorithm for the maximal sharing of partial terms in multiple constant multiplications

Multiplierless multiple constant multiplication (2007)

An approximate algorithm for the multiple constant multiplications problem