Implementation of Double Precision Floating Point Multiplier on FPGA

Article

An FPGA based high speed IEEE-754 double precision floating point multiplier using Verilog

Article

Efficient Implementation of IEEE Double Precision Floating-Point Multiplier on FPGA

Article

A double precision floating point multiplier suitably designed for fpgas and asics.

Article

Implementation of a double-precision multiplier accumulator with exception treatment to a dense matrix multiplier module in FPGA

Article

Implementation of Double Precision Floating Point Multiplier in VHDL

Multiplier architectures for FPGA double precision functions (abstract only)

Article

Pipelined High Speed Double Precision Floating Point Multiplier Using Dadda Algorithm Based on FPGA

Article

Fpga based implementation of double precision floating point adder/subtractor using verilog.

Article