NDLI: Scalable Hardware Memory Disambiguation for High ILP Processors

Please wait, while we are loading the content...

Message from the General Chair

Message from the Program Chair

Microarchitecture on the MOSFET Diet

Razor: A Low-Power Pipeline Based on Circuit-Level Timing Speculation

VSV: L2-Miss-Driven Variable Supply-Voltage Scaling for Low Power

A Systematic Methodology to Compute the Architectural Vulnerability Factors for a High-Performance Microprocessor

TLC: Transmission Line Caches

Distance Associativity for High-Performance Energy-Efficient Non-Uniform Cache Architectures

Near-Optimal Precharging in High-Performance Nanoscale CMOS Caches

Single-ISA Heterogeneous Multi-Core Architectures: The Potential for Processor Power Reduction

Runtime Power Monitoring in High-End Processors: Methodology and Empirical Data

Power-driven Design of Router Microarchitectures in On-chip Networks

Optimum Power/Performance Pipeline Depth

Processor Acceleration Through Automated Instruction Set Customization

The Reconfigurable Streaming Vector Processor (RSVPTM)

Scaling and Charact rizing Database Workloads: Bridging the Gap between Research and Practice

In Memory of Bob Rau

Generational Cache Management of Code Traces in Dynamic Optimization Systems

The Performance of Runtime Data Cache Prefetching in a Dynamic Optimization System

IA-32 Execution Layer: a two-phase dynamic translator designed to support IA-32 applications on Itanium®-based systems

LLVA: A Low-level Virtual Instruction Set Architecture

Comparing Program Phase Detection Techniques

Using Interaction Costs for Microarchitectural Bottleneck Analysis

Fast Path-Based Neural Branch Prediction

Hardware Support for Control Transfers in Code Caches

Exploiting Value Locality in Physical Register Files

Macro-op Scheduling: Relaxing Scheduling Loop Constraints

Universal Mechanisms for Data-Parallel Architectures

Flexible Compiler-Managed L0 Buffers for Clustered VLIW Processors

Instruction Replication for Clustered Microarchitectures

Efficient Memory Integrity Verification and Encryption for Secure Processors

Fast Secure Processor for Inhibiting Software Piracy and Tampering

IPStash: a Power-Efficient Memory Architecture for IP-lookup

Design and Implementation of High-Performance Memory Systems for Future Packet Buffers

Beating in-order stalls with "flea-flicker" two-pass pipelining

Scalable Hardware Memory Disambiguation for High ILP Processors

Reducing Design Complexity of the Load/Store Queue

Checkpoint Processing and Recovery: Towards Scalable Large Instruction Window Processors

Scalable Hardware Memory Disambiguation for High ILP Processors

Content Provider	ACM Digital Library
Author	Moore, Charles R. Desikan, Rajagopalan Burger, Doug Keckler, Stephen W. Sethumadhavan, Simha
Abstract	This paper describes several methods for improving thescalability of memory disambiguation hardware for futurehigh ILP processors. As the number of in-flight instructionsgrows with issue width and pipeline depth, the load/storequeues (LSQ) threaten to become a bottleneck in both powerand latency. By employing lightweight approximate hashingin hardware with structures called Bloom filters manyimprovements to the LSQ are possible.We propose two types of filtering schemes using Bloomfilters: search filtering, which uses hashing to reduce boththe number of lookups to the LSQ and the number of entriesthat must be searched, and state filtering, in which thenumber of entries kept in the LSQs is reduced by couplingaddress predictors and Bloom filters, permitting smallerqueues. We evaluate these techniques for LSQs indexed byboth instruction age and the instruction's effective address,and for both centralized and physically partitioned LSQs.We show that search filtering avoids up to 98% of the associativeLSQ searches, providing significant power savingsand keeping LSQ searches to under one high-frequencyclock cycle. We also show that with state filtering, the loadqueue can be eliminated altogether with only minor reductionsin performance for small instruction window machines.
File Format	PDF
ISBN	076952043X
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	2003-12-03
Access Restriction	Subscribed
Content Type	Text
Resource Type	Article

Central Library (ISO-9001:2015 Certified)
Indian Institute of Technology Kharagpur
Kharagpur, West Bengal, India | PIN - 721302

See location in the Map
03222 282435
Mail: support@ndl.gov.in

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in