NDLI: FLEXclusion:balancing cache capacity and on-chip bandwidth via flexible exclusion

Please wait, while we are loading the content...

Volume 40, Issue 5, December 2012

Volume 40, Issue 4, September 2012

Volume 40, Issue 3, June 2012

Simultaneous branch and warp interweaving for sustained GPU performance

Branch regulation

Tolerating process variations in nanophotonic on-chip networks

Scheduling heterogeneous multi-cores through Performance Impact Estimation (PIE)

Lane decoupling for improving the timing-error resiliency of wide-SIMD architectures

Reducing memory reference energy with opportunistic virtual caching

Setting an error detection infrastructure with low cost acoustic wave detectors

A case for exploiting subarray-level parallelism (SALP) in DRAM

Physically addressed queueing (PAQ)

Can traditional programming bridge the Ninja performance gap for parallel computing applications?

Configurable fine-grain protection for multicore processor virtualization

Managing distributed ups energy for effective power capping in data centers

End-to-end sequential consistency

Side-channel vulnerability factor

A micro-architectural analysis of switched photonic multi-chip interconnects

The yin and yang of power and performance for asymmetric hardware and managed software

A first-order mechanistic model for architectural vulnerability factor

Improving writeback efficiency with decoupled last-write prediction

Staged memory scheduling

Revisiting hardware-assisted page walks for virtualized systems

Scale-out processors

Enhancing effective throughput for transmission line-based bus

A defect-tolerant accelerator for emerging high-performance applications

Buffer-on-board memory systems

Probabilistic shared cache management (PriSM)

The dynamic granularity memory system

Towards energy-proportional datacenter memory with mobile DRAM

Boosting mobile GPU performance with a decoupled access/execute fragment processor

Inspection resistant memory

A case for random shortcut topologies for HPC interconnects

Volume 40, Issue 2, May 2012

Volume 40, Issue 1, March 2012

FLEXclusion:balancing cache capacity and on-chip bandwidth via flexible exclusion

Content Provider	ACM Digital Library
Author	Sim, Jaewoong Lee, Jaekyu Kim, Hyesoon Qureshi, Moinuddin K.
Abstract	Exclusive last-level caches (LLCs) reduce memory accesses by effectively utilizing cache capacity. However, they require excessive on-chip bandwidth to support frequent insertions of cache lines on eviction from upper-level caches. Non-inclusive caches, on the other hand, have the advantage of using the on-chip bandwidth more effectively but suffer from a higher miss rate. Traditionally, the decision to use the cache as exclusive or non-inclusive is made at design time. However, the best option for a cache organization depends on application characteristics, such as working set size and the amount of traffic consumed by LLC insertions. This paper proposes FLEXclusion, a design that dynamically selects between exclusion and non-inclusion depending on workload behavior. With FLEXclusion, the cache behaves like an exclusive cache when the application benefits from extra cache capacity, and it acts as a non-inclusive cache when additional cache capacity is not useful, so that it can reduce on-chip bandwidth. FLEXclusion leverages the observation that both non-inclusion and exclusion rely on similar hardware support, so our proposal can be implemented with negligible hardware changes. Our evaluations show that a FLEXclusive cache reduces the on-chip LLC insertion traffic by 72.6% compared to an exclusive design and improves performance by 5.9% compared to a non-inclusive design.
Starting Page	321
Ending Page	332
Page Count	12
File Format	PDF
ISSN	01635964
DOI	10.1145/2366231.2337196
Journal	ACM SIGARCH Computer Architecture News (CARN)
Volume Number	40
Issue Number	3
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	1981-04-01
Publisher Place	New York
Access Restriction	One Nation One Subscription (ONOS)
Content Type	Text
Resource Type	Article

Central Library (ISO-9001:2015 Certified)
Indian Institute of Technology Kharagpur
Kharagpur, West Bengal, India | PIN - 721302

See location in the Map
03222 282435
Mail: support@ndl.gov.in

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in