NDLI: Inspection resistant memory:architectural support for security from physical examination

Please wait, while we are loading the content...

Volume 40, Issue 5, December 2012

Volume 40, Issue 4, September 2012

Volume 40, Issue 3, June 2012

Simultaneous branch and warp interweaving for sustained GPU performance

Branch regulation

Tolerating process variations in nanophotonic on-chip networks

Scheduling heterogeneous multi-cores through Performance Impact Estimation (PIE)

Lane decoupling for improving the timing-error resiliency of wide-SIMD architectures

Reducing memory reference energy with opportunistic virtual caching

Setting an error detection infrastructure with low cost acoustic wave detectors

A case for exploiting subarray-level parallelism (SALP) in DRAM

Physically addressed queueing (PAQ)

Can traditional programming bridge the Ninja performance gap for parallel computing applications?

Configurable fine-grain protection for multicore processor virtualization

Managing distributed ups energy for effective power capping in data centers

End-to-end sequential consistency

Side-channel vulnerability factor

A micro-architectural analysis of switched photonic multi-chip interconnects

The yin and yang of power and performance for asymmetric hardware and managed software

A first-order mechanistic model for architectural vulnerability factor

Improving writeback efficiency with decoupled last-write prediction

Staged memory scheduling

Revisiting hardware-assisted page walks for virtualized systems

Scale-out processors

Enhancing effective throughput for transmission line-based bus

A defect-tolerant accelerator for emerging high-performance applications

Buffer-on-board memory systems

Probabilistic shared cache management (PriSM)

The dynamic granularity memory system

Towards energy-proportional datacenter memory with mobile DRAM

Boosting mobile GPU performance with a decoupled access/execute fragment processor

Inspection resistant memory

A case for random shortcut topologies for HPC interconnects

Volume 40, Issue 2, May 2012

Volume 40, Issue 1, March 2012

Inspection resistant memory:architectural support for security from physical examination

Content Provider	ACM Digital Library
Author	Chase, Melissa Shumow, Dan Kamara, Seny Valamehr, Jonathan Vaikuntanathan, Vinod Sherwood, Timothy Putnam, Andrew
Abstract	The ability to safely keep a secret in memory is central to the vast majority of security schemes, but storing and erasing these secrets is a difficult problem in the face of an attacker who can obtain unrestricted physical access to the underlying hardware. Depending on the memory technology, the very act of storing a 1 instead of a 0 can have physical side effects measurable even after the power has been cut. These effects cannot be hidden easily, and if the secret stored on chip is of sufficient value, an attacker may go to extraordinary means to learn even a few bits of that information. Solving this problem requires a new class of architectures that measurably increase the difficulty of physical analysis. In this paper we take a first step towards this goal by focusing on one of the backbones of any hardware system: on-chip memory. We examine the relationship between security, area, and efficiency in these architectures, and quantitatively examine the resulting systems through cryptographic analysis and microarchitectural impact. In the end, we are able to find an efficient scheme in which, even if an adversary is able to inspect the value of a stored bit with a probabilistic error of only 5%, our system will be able to prevent that adversary from learning any information about the original un-coded bits with 99.9999999999% probability.
Starting Page	130
Ending Page	141
Page Count	12
File Format	PDF
ISSN	01635964
DOI	10.1145/2366231.2337174
Journal	ACM SIGARCH Computer Architecture News (CARN)
Volume Number	40
Issue Number	3
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	1981-04-01
Publisher Place	New York
Access Restriction	One Nation One Subscription (ONOS)
Content Type	Text
Resource Type	Article

Central Library (ISO-9001:2015 Certified)
Indian Institute of Technology Kharagpur
Kharagpur, West Bengal, India | PIN - 721302

See location in the Map
03222 282435
Mail: support@ndl.gov.in

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in