NDLI: An Effective Floorplan-Guided Placement Algorithm for Large-Scale Mixed-Size Designs

Content Provider	ACM Digital Library
Author	Yan, Jackey Z. Viswanathan, Natarajan Chu, Chris
Copyright Year	2014
Abstract	In this article we propose an effective algorithm flow to handle modern large-scale mixed-size placement, both with and without geometry constraints. The basic idea is to use floorplanning to guide the placement of objects at the global level. The flow consists of four steps: (1) The objects in the original netlist are clustered into blocks; (2) floorplanning is performed on the blocks; (3) the blocks are shifted within the chip region to further optimize the wirelength; (4) with large macro-locations fixed, incremental placement is applied to place the remaining objects. There are several advantages to handling placement at the global level with a floorplanning technique. First, the problem size can be significantly reduced. Second, exact Half-Perimeter WireLength (HPWL) can be minimized. Third, better object distribution can be achieved so that legalization only needs to handle minor overlaps among small objects in a block. Fourth, macro-rotation and various geometry constraints can be handled. To demonstrate the effectiveness of this new flow, we implement a high-quality and efficient floorplan-guided placer called $\textit{FLOP}.$ We also construct the Modern Mixed-Size (MMS) placement benchmarks that can effectively represent the complexities of modern mixed-size designs and the challenges faced by modern mixed-size placers. Compared with most state-of-the-art mixed-size placers and leading macroplacers, experimental results show that FLOP achieves the best HPWL and easily obtains legal solutions on all circuits with all geometry constraints satisfied.
Starting Page	1
Ending Page	25
Page Count	25
File Format	PDF
ISSN	10844309
e-ISSN	15577309
DOI	10.1145/2611761
Volume Number	19
Issue Number	3
Journal	ACM Transactions on Design Automation of Electronic Systems (TODAES)
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	2014-06-23
Publisher Place	New York
Access Restriction	One Nation One Subscription (ONOS)
Subject Keyword	Floorplanning Geometry constraint Mixed-size design Placement
Content Type	Text
Resource Type	Article
Subject	Computer Graphics and Computer-Aided Design Computer Science Applications Electrical and Electronic Engineering

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

MP-Trees: A Packing-Based Macro Placement Algorithm for Modern Mixed-Size Designs

Combinatorial techniques for mixed-size placement

Constraint-driven floorplan repair

Floorplan-guided placement for large-scale mixed-size designs (2011)

Floorplan-guided placement for large-scale mixed- size designs

Bus-driven floorplanning

Unified Analytical Global Placement for Large-Scale Mixed-Size Circuit Designs

NATARAJAN VISWANATHAN, IBM

Large-scale circuit placement

An Effective Floorplan-Guided Placement Algorithm for Large-Scale Mixed-Size Designs

Similar Documents

MP-Trees: A Packing-Based Macro Placement Algorithm for Modern Mixed-Size Designs

Combinatorial techniques for mixed-size placement

Constraint-driven floorplan repair

Floorplan-guided placement for large-scale mixed-size designs (2011)

Floorplan-guided placement for large-scale mixed- size designs

Bus-driven floorplanning

Unified Analytical Global Placement for Large-Scale Mixed-Size Circuit Designs

NATARAJAN VISWANATHAN, IBM

Large-scale circuit placement

An Effective Floorplan-Guided Placement Algorithm for Large-Scale Mixed-Size Designs