NDLI: Combinatorial techniques for mixed-size placement

Content Provider	ACM Digital Library
Author	Markov, Igor L. Adya, S. N.
Copyright Year	2005
Abstract	While recent literature on circuit layout addresses large-scale standard-cell placement, the authors typically assume that all macros are fixed. Floorplanning techniques are very good at handling macros, but do not scale to hundreds of thousands of placeable objects. Therefore we combine floorplanning techniques with placement techniques to solve the more general placement problem. Our work shows how to place macros consistently with large numbers of small standard cells. Proposed techniques can also be used to guide circuit designers who prefer to place macros by hand.We address the computational difficulty of layout problems involving large macros and numerous small logic cells at the same time. Proposed algorithms are evaluated in the context of wirelength minimization because a computational method that is not scalable in optimizing wirelength is unlikely to be successful for more complex objectives (congestion, delay, power, etc.)We propose several different design flows to place mixed-size placement instances. The first flow relies on an arbitrary black-box standard-cell placer to obtain an initial placement and then removes possible overlaps using a fixed-outline floorplanner. This results in valid placements for macros, which are considered fixed. Remaining standard cells are then placed by another call to the standard-cell placer. In the second flow a standard-cell placer generates an initial placement and a force-directed placer is used in the engineering change order (ECO) mode to generate an overlap-free placement. Empirical evaluation on $\textit{ibm}$ benchmarks shows that in most cases our proposed flows compare favorably with previously published mixed-size placers, Kraftwerk, and the mixed-size floor-placer proposed at the 2003 Conference on Design, Automation, and Test in Europe (DATE 2003), and are competitive with mPG-MS.
Starting Page	58
Ending Page	90
Page Count	33
File Format	PDF
ISSN	10844309
e-ISSN	15577309
DOI	10.1145/1044111.1044116
Volume Number	10
Issue Number	1
Journal	ACM Transactions on Design Automation of Electronic Systems (TODAES)
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	2005-01-01
Publisher Place	New York
Access Restriction	One Nation One Subscription (ONOS)
Subject Keyword	VLSI Floorplanning Placement
Content Type	Text
Resource Type	Article
Subject	Computer Graphics and Computer-Aided Design Computer Science Applications Electrical and Electronic Engineering

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

An Effective Floorplan-Guided Placement Algorithm for Large-Scale Mixed-Size Designs

Rectilinear block placement using B*-trees

Congestion prediction in early stages of physical design

Gravity: Fast placement for 3-D VLSI

Constrained polygon transformations for incremental floorplanning

Performance-driven placement for dynamically reconfigurable FPGAs

Fast placement approaches for FPGAs

Postplacement rewiring by exhaustive search for functional symmetries

Ripple 2.0: Improved Movement of Cells in Routability-Driven Placement

Combinatorial techniques for mixed-size placement

Similar Documents

An Effective Floorplan-Guided Placement Algorithm for Large-Scale Mixed-Size Designs

Rectilinear block placement using B*-trees

Congestion prediction in early stages of physical design

Gravity: Fast placement for 3-D VLSI

Constrained polygon transformations for incremental floorplanning

Performance-driven placement for dynamically reconfigurable FPGAs

Fast placement approaches for FPGAs

Postplacement rewiring by exhaustive search for functional symmetries

Ripple 2.0: Improved Movement of Cells in Routability-Driven Placement

Combinatorial techniques for mixed-size placement