NDLI: Constraint-driven floorplan repair

Content Provider	ACM Digital Library
Author	Roy, Jarrod A. Markov, Igor L. Moffitt, Michael D. Pollack, Martha E.
Copyright Year	2008
Abstract	In this work, we propose a new and efficient approach to the floorplan repair problem, where violated design constraints are satisfied by applying small changes to an existing rough floorplan. Such a floorplan can be produced by a human designer, a scalable placement algorithm, or result from engineering adjustments to an existing floorplan. In such cases, overlapping modules must be separated, and others may need to be repositioned to satisfy additional requirements. Our algorithmic framework uses an expressive graph-based encoding of constraints which can reflect fixed-outline, region, proximity and alignment constraints. By tracking the implications of existing constraints, we resolve violations by imposing gradual modifications to the floorplan, in an attempt to preserve the characteristics of its initial design. Empirically, our approach is effective at removing overlaps and repairing violations that may occur when design constraints are acquired and imposed dynamically.
Starting Page	1
Ending Page	13
Page Count	13
File Format	PDF
ISSN	10844309
e-ISSN	15577309
DOI	10.1145/1391962.1391975
Volume Number	13
Issue Number	4
Journal	ACM Transactions on Design Automation of Electronic Systems (TODAES)
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	2008-10-03
Publisher Place	New York
Access Restriction	One Nation One Subscription (ONOS)
Subject Keyword	Floorplanning Constraints Legalization
Content Type	Text
Resource Type	Article
Subject	Computer Graphics and Computer-Aided Design Computer Science Applications Electrical and Electronic Engineering

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Constraint-driven floorplan repair

An Effective Floorplan-Guided Placement Algorithm for Large-Scale Mixed-Size Designs

Constraint-driven floorplan repair

Area reduction by deadspace utilization on interconnect optimized floorplan

Bus-driven floorplanning

Efficient list-approximation techniques for floorplan area minimization

Constrained polygon transformations for incremental floorplanning

Design and Implementation of a Throughput-Optimized GPU Floorplanning Algorithm

Effective decap insertion in area-array SoC floorplan design

Constraint-driven floorplan repair

Similar Documents

Constraint-driven floorplan repair

An Effective Floorplan-Guided Placement Algorithm for Large-Scale Mixed-Size Designs

Constraint-driven floorplan repair

Area reduction by deadspace utilization on interconnect optimized floorplan

Bus-driven floorplanning

Efficient list-approximation techniques for floorplan area minimization

Constrained polygon transformations for incremental floorplanning

Design and Implementation of a Throughput-Optimized GPU Floorplanning Algorithm

Effective decap insertion in area-array SoC floorplan design

Constraint-driven floorplan repair