NDLI: Custom topology rotary clock router with tree subnetworks

Content Provider	ACM Digital Library
Author	Hazeltine, Michael Taskin, Baris Ketner, Ryan Demaio, Joseph Farell, Owen
Copyright Year	2009
Abstract	Increasing demands on computing power have spurred the development of faster, higher-density Integrated Circuits (ICs), compounding power and complexity concerns in design budgets. The clock distribution network is a significant contributor to such power and complexity concerns. Resonant rotary clocking is a relatively new technology that realizes several benefits over current clocking methods, including power, frequency, and variation tolerance, yet lacks the automation tools to promote increased use. Towards this end, an automated rotary clock routing methodology is presented that generates custom topology rotary ring routes with tree subnetworks. In addition to the benefits of adiabatic clocking, the presented custom topology router permits 38.6% shorter wirelengths on average for register tapping, compared to traditional prescribed skew, binary tree routing.
Starting Page	1
Ending Page	14
Page Count	14
File Format	PDF
ISSN	10844309
e-ISSN	15577309
DOI	10.1145/1529255.1529266
Volume Number	14
Issue Number	3
Journal	ACM Transactions on Design Automation of Electronic Systems (TODAES)
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	2009-06-04
Publisher Place	New York
Access Restriction	One Nation One Subscription (ONOS)
Subject Keyword	Resonant rotary clocking Clock network design Clock skew Multiphase synchronization
Content Type	Text
Resource Type	Article
Subject	Computer Graphics and Computer-Aided Design Computer Science Applications Electrical and Electronic Engineering

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

UST/DME: a clock tree router for general skew constraints

Planar-DME: a single-layer zero-skew clock tree router

ROA-Brick Topology for Low-Skew Rotary Resonant Clock Network Design

Skew-aware polarity assignment in clock tree

Low-power anti-aging zero skew clock gating

Clock buffer polarity assignment with skew tuning

Low-power gated and buffered clock network construction

Fast Timing-Model Independent Buffered Clock-Tree Synthesis

Bounded-skew clock and Steiner routing

Custom topology rotary clock router with tree subnetworks

Similar Documents

UST/DME: a clock tree router for general skew constraints

Planar-DME: a single-layer zero-skew clock tree router

ROA-Brick Topology for Low-Skew Rotary Resonant Clock Network Design

Skew-aware polarity assignment in clock tree

Low-power anti-aging zero skew clock gating

Clock buffer polarity assignment with skew tuning

Low-power gated and buffered clock network construction

Fast Timing-Model Independent Buffered Clock-Tree Synthesis

Bounded-skew clock and Steiner routing

Custom topology rotary clock router with tree subnetworks