NDLI: Theories and algorithms on single-detour routing for untangling twisted bus

Content Provider	ACM Digital Library
Author	Yan, Tan Wong, Martin D. F.
Copyright Year	2009
Abstract	Previous works on PCB bus routing assume matched pin ordering on both sides. But in practice, the pin ordering might be mismatched and the nets become twisted. In this article, we propose a preprocessing step to untangle such twisted nets. We also introduce a practical routing style, which we call single-detour routing, to simplify the untangling problem. We then present a necessary and sufficient condition for the existence of single-detour routing solutions. Furthermore, we present a dynamic-programming-based algorithm to solve the single-detour untangling problem with consideration of wire capacity between adjacent pins. Our algorithm produces an optimal single-detour routing solution that rematches the pin ordering. By integrating our algorithm into the bus router in a previous length-matching router, we show that many routing problems that cannot be solved previously can now be solved with insignificant increase in runtime.
Starting Page	1
Ending Page	21
Page Count	21
File Format	PDF
ISSN	10844309
e-ISSN	15577309
DOI	10.1145/1529255.1529268
Volume Number	14
Issue Number	3
Journal	ACM Transactions on Design Automation of Electronic Systems (TODAES)
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	2009-06-04
Publisher Place	New York
Access Restriction	One Nation One Subscription (ONOS)
Subject Keyword	Bus routing Dynamic programming Printed circuit board (PCB) Single-detour routing Twisted bus
Content Type	Text
Resource Type	Article
Subject	Computer Graphics and Computer-Aided Design Computer Science Applications Electrical and Electronic Engineering

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Untangling twisted nets for bus routing

NP-Completeness and an Approximation Algorithm for Rectangle Escape Problem With Application to PCB Routing

Two-layer bus routing for high-speed printed circuit boards

A New Strategy for Simultaneous Escape Based on Boundary Routing

Optimal layer assignment for escape routing of buses

Escape Routing for Staggered-Pin-Array PCBs

Untangling twisted nets for bus routing

Simultaneous Constrained Pin Assignment and Escape Routing Considering Differential Pairs for FPGA-PCB Co-Design

Correctly Modeling the Diagonal Capacity in Escape Routing

Theories and algorithms on single-detour routing for untangling twisted bus

Similar Documents

Untangling twisted nets for bus routing

NP-Completeness and an Approximation Algorithm for Rectangle Escape Problem With Application to PCB Routing

Two-layer bus routing for high-speed printed circuit boards

A New Strategy for Simultaneous Escape Based on Boundary Routing

Optimal layer assignment for escape routing of buses

Escape Routing for Staggered-Pin-Array PCBs

Untangling twisted nets for bus routing

Simultaneous Constrained Pin Assignment and Escape Routing Considering Differential Pairs for FPGA-PCB Co-Design

Correctly Modeling the Diagonal Capacity in Escape Routing

Theories and algorithms on single-detour routing for untangling twisted bus