NDLI: Algorithm and Software Optimization of Variable Block Size Motion Estimation for H.264/AVC on a VLIW

Content Provider	Springer Nature Link
Author	Lee, Wonchul Choi, Hyojin Sung, Wonyong
Copyright Year	2008
Abstract	We implemented the H.264/AVC variable block size motion estimation (VBSME) using a very long instruction word (VLIW)–single instruction multiple data (SIMD) digital signal processor (DSP). The SAD_Reuse method which has a regular structure is chosen for VBSME not only to remove redundant sum of absolute difference (SAD) operations but also to utilize the instruction level parallelism (ILP) and data level parallelism (DLP) of the architecture. A fast mode decision algorithm is developed to reduce the number of ‘compare and update’ operations and simplify the rate distortion optimization (RDO). The developed fast mode decision uses the difference of motion vectors and the maximum a posteriori (MAP) estimation of the rate-distortion costs. Several advanced software techniques that include software pipelining and packed-data processing are employed. Especially, memory access overhead reduction schemes including the multi-block processing and the inter-procedural scheduling are used for the software optimization. In order to reduce the ‘write buffer full’ in the quarter pixel ME, a 4 bit quantization scheme is developed, which increases the number of arithmetic operations but decreases the stall cycles very much. The implemented variable block size ME for H.264/AVC requires an average of 9 M and 78 Mcycles per frame for QCIF and CIF size video sequences, respectively, in the TMS320C64x DSP architecture.
Starting Page	289
Ending Page	302
Page Count	14
File Format	PDF
ISSN	19398018
Journal	Journal of Signal Processing Systems
Volume Number	51
Issue Number	3
e-ISSN	19398115
Language	English
Publisher	Springer US
Publisher Date	2008-01-10
Publisher Place	Boston
Access Restriction	One Nation One Subscription (ONOS)
Subject Keyword	variable block size motion estimation H.264/AVC encoder VLIW (very long instruction word) SIMD (single instruction multiple data) Computer Imaging, Vision, Pattern Recognition and Graphics Pattern Recognition Image Processing and Computer Vision Electronic and Computer Engineering Circuits and Systems Signal, Image and Speech Processing
Content Type	Text
Resource Type	Article
Subject	Theoretical Computer Science Signal Processing Control and Systems Engineering Information Systems Modeling and Simulation Hardware and Architecture

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Fast Block Mode Decision for H.264/AVC on a Programmable Digital Signal Processor

Bit-by-Bit Pipelined and Hybrid-Grained 2D Architecture for Motion Estimation of H.264/AVC

Optimization of the Adaptive Computationally-Scalable Motion Estimation and Compensation for the Hardware H.264/AVC Encoder

Predictive and distribution-oriented fast motion estimation for H.264/AVC

VLSI Architecture Design of Fractional Motion Estimation for H.264/AVC

Improved mode decision algorithm based on residues and early zero block detection in H.264/AVC

A real-time H.264/AVC VLSI encoder architecture

HDS, a real-time multi-DSP motion estimator for MPEG-4 H.264 AVC high definition video encoding

An Adaptive Motion Estimation Architecture for H.264/AVC

Algorithm and Software Optimization of Variable Block Size Motion Estimation for H.264/AVC on a VLIW–SIMD DSP

Similar Documents

Fast Block Mode Decision for H.264/AVC on a Programmable Digital Signal Processor

Bit-by-Bit Pipelined and Hybrid-Grained 2D Architecture for Motion Estimation of H.264/AVC

Optimization of the Adaptive Computationally-Scalable Motion Estimation and Compensation for the Hardware H.264/AVC Encoder

Predictive and distribution-oriented fast motion estimation for H.264/AVC

VLSI Architecture Design of Fractional Motion Estimation for H.264/AVC

Improved mode decision algorithm based on residues and early zero block detection in H.264/AVC

A real-time H.264/AVC VLSI encoder architecture

HDS, a real-time multi-DSP motion estimator for MPEG-4 H.264 AVC high definition video encoding

An Adaptive Motion Estimation Architecture for H.264/AVC

Algorithm and Software Optimization of Variable Block Size Motion Estimation for H.264/AVC on a VLIW–SIMD DSP