NDLI: Enhancing Microkernel Performance on VLIW DSP Processors via Multiset Context Switch

Content Provider	Springer Nature Link
Author	Hsieh, Kun Yuan Lin, Yung Chia Huang, Chien Chin Lee, Jenq Kuen
Copyright Year	2007
Abstract	High-performance and low-power VLIW DSP processors are increasingly being deployed in mobile devices to process video and multimedia applications. The diverse applications of such systems has led to recent research efforts focusing on their resource management and kernel scheduling. In this paper, we address the enhancing the performance of the microkernel for a VLIW DSP processor, called PAC architectures. In order to reduce the number of read and write ports in register files of VLIW architectures, so as to reduce both the power consumption and implementation costs, a distributed register file and multibank register architectures are being adopted in PAC architectures. These methods present challenges for microkernel designs in terms of reducing context switch overhead. In our work, we propose a multiset descriptor mechanism with compiler support to reduce the context switch overheads associated with the use of registers. The experiments were done with the microkernel system called pCore which has an efficient and tiny design that prunes its code size down under 11 Kbytes. Experimental results show that our multiset context-switching mechanism may reduce the context switch overhead up to 30%.
Starting Page	257
Ending Page	268
Page Count	12
File Format	PDF
ISSN	19398018
Journal	Journal of Signal Processing Systems
Volume Number	51
Issue Number	3
e-ISSN	19398115
Language	English
Publisher	Springer US
Publisher Date	2007-06-28
Publisher Place	Boston
Access Restriction	One Nation One Subscription (ONOS)
Subject Keyword	VLIW DSP processor optimizing context switch overhead microkernel design Computer Imaging, Vision, Pattern Recognition and Graphics Pattern Recognition Image Processing and Computer Vision Electronic and Computer Engineering Circuits and Systems Signal, Image and Speech Processing
Content Type	Text
Resource Type	Article
Subject	Theoretical Computer Science Signal Processing Control and Systems Engineering Information Systems Modeling and Simulation Hardware and Architecture

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Enhancing Microkernel Performance on VLIW DSP Processors via Multiset Context Switch ⋆

A Multi-Shared Register File Structure for VLIW Processors

An Algorithm-Hardware-System Approach to VLIW Multimedia Processors

Architecture Considerations for Multi-Format Programmable Video Processors

Memory-constrained Block Processing for DSP Software Optimization

Design and Implementation of a High-Performance and Complexity-Effective VLIW DSP for Multimedia Applications

Combined Application of Data Transfer and Storage Optimizing Transformations and Subword Parallelism Exploitation for Power Consumption and Execution Time Reduction in VLIW Multimedia Processors

Architecture and Evaluation of an Asynchronous Array of Simple Processors

Interleaving on Parallel DSP Architectures

Enhancing Microkernel Performance on VLIW DSP Processors via Multiset Context Switch

Similar Documents

Enhancing Microkernel Performance on VLIW DSP Processors via Multiset Context Switch ⋆

A Multi-Shared Register File Structure for VLIW Processors

An Algorithm-Hardware-System Approach to VLIW Multimedia Processors

Architecture Considerations for Multi-Format Programmable Video Processors

Memory-constrained Block Processing for DSP Software Optimization

Design and Implementation of a High-Performance and Complexity-Effective VLIW DSP for Multimedia Applications

Combined Application of Data Transfer and Storage Optimizing Transformations and Subword Parallelism Exploitation for Power Consumption and Execution Time Reduction in VLIW Multimedia Processors

Architecture and Evaluation of an Asynchronous Array of Simple Processors

Interleaving on Parallel DSP Architectures

Enhancing Microkernel Performance on VLIW DSP Processors via Multiset Context Switch