NDLI: A 1 V power amplifier for 81

Content Provider	Springer Nature Link
Author	Tired, Tobias Sjöland, Henrik Bryant, Carl Törmänen, Markus
Copyright Year	2014
Abstract	The design and layout of a two stage SiGe E-band power amplifier using a stacked transformer for output power combination is presented. In EM-simulations with ADS Momentum, at E-band frequencies, the power combiner consisting of two individual single turn transformers performs significantly better than a single 2:1 transformer with two turns on the secondary side. Imbalances in the stacked transformer structure are reduced with tuning capacitors for maximum gain and output power. At 84 GHz the simulated loss of the stacked transformer is as low as 1.35 dB, superseding the performance of an also presented alternative power combiner. The power combination allows for a low supply voltage of 1 V, which is beneficial since the supply can then be shared between the power amplifier and the transceiver, thereby eliminating the need of a separate voltage regulator. To improve the gain of the two-stage amplifier it employs a capacitive cross-coupling technique not yet seen in mm-wave SiGe PAs. Capacitive cross-coupling is an effective technique for gain enhancement but is also sensitive to process variations as shown by Monte Carlo simulations. To mitigate this two alternative designs are presented with the cross coupling capacitors implemented either with diode coupled transistors or with varactors. The PA is designed in a SiGe process with f T = 200 GHz and achieves a power gain of 12 dB, a saturated output power of 16 dBm and a 14 % peak PAE. Excluding decoupling capacitors it occupies a die area of 0.034 mm2.
Starting Page	335
Ending Page	348
Page Count	14
File Format	PDF
ISSN	09251030
Journal	Analog Integrated Circuits and Signal Processing
Volume Number	80
Issue Number	3
e-ISSN	15731979
Language	English
Publisher	Springer US
Publisher Date	2014-06-04
Publisher Place	Boston
Access Restriction	One Nation One Subscription (ONOS)
Subject Keyword	Power amplifier E-band mm-wave Transformers EM-simulation Capacitive cross coupling Circuits and Systems Electrical Engineering Signal, Image and Speech Processing
Content Type	Text
Resource Type	Article
Subject	Surfaces, Coatings and Films Signal Processing Hardware and Architecture

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

System simulations of a 1.5 V SiGe 81–86 GHz E-band transmitter

System simulations of a 1.5 V SiGe 81–86 GHz E-band transmitter

A 28 GHz SiGe PLL for an 81–86 GHz E-band beam steering transmitter and an I/Q phase imbalance detection and compensation circuit

Transformer-coupled cascode stage for mm-wave power amplifiers in sub-μm CMOS technology

Analysis and modeling of interstacked transformers for mm-wave applications

A broad-band V-band power amplifier using a reduced access-resistance transistor layout in 65-nm CMOS

60 GHz amplifier employing slow-wave transmission lines in 65-nm CMOS

Integrated Amplifier Circuits for 60 GHz Broadband Telecommunication

A 60 GHz receiver front-end in 65 nm CMOS

A 1 V power amplifier for 81–86 GHz E-band

Similar Documents

System simulations of a 1.5 V SiGe 81–86 GHz E-band transmitter

System simulations of a 1.5 V SiGe 81–86 GHz E-band transmitter

A 28 GHz SiGe PLL for an 81–86 GHz E-band beam steering transmitter and an I/Q phase imbalance detection and compensation circuit

Transformer-coupled cascode stage for mm-wave power amplifiers in sub-μm CMOS technology

Analysis and modeling of interstacked transformers for mm-wave applications

A broad-band V-band power amplifier using a reduced access-resistance transistor layout in 65-nm CMOS

60 GHz amplifier employing slow-wave transmission lines in 65-nm CMOS

Integrated Amplifier Circuits for 60 GHz Broadband Telecommunication

A 60 GHz receiver front-end in 65 nm CMOS

A 1 V power amplifier for 81–86 GHz E-band