NDLI: High-speed analogue sampled-data signal processing for real-time fault location in electrical power networks

Please wait, while we are loading the content...

Symptom reliability: S-parameters evaluation of power laterally diffused-metal–oxide–semiconductor field-effect transistor after pulsed-RF life tests for a radar application

Two-stage current-reused variable-gain low-noise amplifier for X-band receivers in 65 nm complementary metal oxide semiconductor technology

Volume 12 (2018) : Issue 4, Jul

Volume 12 (2018) : Issue 3, May

Volume 12 (2018) : Issue 2, Mar

Volume 12 (2018) : Issue 1, Jan

IET Collaborative Intelligent Manufacturing

IET Communications

IET Computer Vision

IET Computers & Digital Techniques

IET Control Theory & Applications

IET Cyber-Physical Systems: Theory & Applications

IET Cyber-Systems and Robotics

IET Electric Power Applications

IET Electrical Systems in Transportation

IET Energy Systems Integration

IET Generation, Transmission & Distribution

IET Image Processing

IET Information Security

IET Intelligent Transport Systems

IET Microwaves, Antennas & Propagation

IET Nanobiotechnology

IET Nanodielectrics

IET Networks

IET Optoelectronics

IET Power Electronics

IET Quantum Communication

IET Radar, Sonar & Navigation

IET Renewable Power Generation

IET Science, Measurement & Technology

IET Signal Processing

IET Wireless Sensor Systems

Micro & Nano Letters

The Journal of Engineering

High-speed analogue sampled-data signal processing for real-time fault location in electrical power networks

Content Provider	IET Digital Library
Author	Gaugaz, François Krummenacher, François Kayal, Maher
Abstract	The emulation of low-loss or lossless one-dimensional (1D) or 2D transmission mediums using analogue sampled-data signal processing is presented. Based on discrete-time wave propagation simulation, transmission lines are emulated with many elementary identical delay elements, implemented by simple equivalent switched-capacitor (SC) circuits. The accuracy and limitations of this discrete time model are studied in the frame of power network fault location using electromagnetic time-reversal principle. The sensitivities to non-ideal effects usually plaguing analogue CMOS SC circuits, such as amplifier finite open-loop gain, offset, and parasitic charge injection due to clock feedthrough, are evaluated in the same context. It is shown that the SC line emulation is well suited to the presented fault location technique and considerably reduces the fault location time (by a factor up to 100) in comparison to standard digital solutions, allowing fault location resolutions of typically 1% within a few hundred milliseconds. These expectations are confirmed by measurements realised on the presented line model integrated-circuit, implemented in an AMS 0.35 μm CMOS process. The speed improvement obtained through the presented method is essential, potentially allowing real-time fault management in power grids.
Starting Page	624
Ending Page	629
Page Count	6
ISSN	1751858X
Volume Number	12
e-ISSN	17518598
Issue Number	Issue 5, Sep (2018)
Alternate Webpage(s)	https://digital-library.theiet.org/content/journals/iet-cds/12/5
Alternate Webpage(s)	https://digital-library.theiet.org/content/journals/10.1049/iet-cds.2017.0212
Journal	IET Circuits, Devices & Systems
Publisher Date	2018-03-09
Access Restriction	Open
Rights Holder	© The Institution of Engineering and Technology
Subject Keyword	1D Transmission Medium 2D Transmission Medium Amplifier Finite Open-loop Gain AMS CMOS Process Analogue CMOS SC Circuit CMOS Analogue Integrated Circuit CMOS Integrated Circuit Discrete Time Model Discrete-time Wave Propagation Simulation Electrical Power Network Electromagnetic Timereversal Principle Elementary Identical Delay Element Equivalent Circuit Equivalent Switched-capacitor Circuit Fault Location High-speed Analogue Sampled-data Signal Processing One-dimensional Transmission Medium Parasitic Charge Injection Power Distribution Fault Power Distribution Line Power Grid Power Transmission Fault Power Transmission Line Power Transmission, Distribution And Supply Real-time Fault Location Technique Real-time Fault Management Signal Processing And Detection Signal Sampling Size 0.35 M Switched Capacitor Integrator Time Varying And Switched Network Transmission Line Wave Propagation
Content Type	Text
Resource Type	Article
Subject	Control and Systems Engineering Electrical and Electronic Engineering

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

High-speed analog processing for real-time fault location in electrical power networks

A CMOS general-purpose sampled-data analogue microprocessor (2000)

Effective fault location technique in three-terminal transmission line using Hilbert and discrete wavelet transform

Comparison of signal processing methods for traveling-waves fault location technique in three-terminal transmission lines

Scalable CMOS power combiner

Zero-Ohm transmission lines for millimetre-wave circuits in 28 nm digital CMOS

Design and development of travelling-wave-frequency-based transmission line fault locator using TMS320 DSP

Compensation strategy for high-speed three-stage switched-capacitor amplifiers

Improved fault location algorithm for multi-location faults, transforming faults and shunt faults in thyristor controlled series capacitor compensated transmission line

High-speed analogue sampled-data signal processing for real-time fault location in electrical power networks

Similar Documents

High-speed analog processing for real-time fault location in electrical power networks

A CMOS general-purpose sampled-data analogue microprocessor (2000)

Effective fault location technique in three-terminal transmission line using Hilbert and discrete wavelet transform

Comparison of signal processing methods for traveling-waves fault location technique in three-terminal transmission lines

Scalable CMOS power combiner

Zero-Ohm transmission lines for millimetre-wave circuits in 28 nm digital CMOS

Design and development of travelling-wave-frequency-based transmission line fault locator using TMS320 DSP

Compensation strategy for high-speed three-stage switched-capacitor amplifiers

Improved fault location algorithm for multi-location faults, transforming faults and shunt faults in thyristor controlled series capacitor compensated transmission line

High-speed analogue sampled-data signal processing for real-time fault location in electrical power networks