NDLI: Fast transient low-dropout regulator with undershoot and settling time reduction technique

Content Provider	IET Digital Library
Author	Lee, Sung Hwan Kwon, Ickjin
Abstract	This article proposes an external capacitor-less low-dropout (LDO) regulator with undershoot and settling time reduction technique for fast transient response. In the proposed LDO, a feedback capacitor is applied instead of a complicated voltage-spike detection circuit to reduce undershoot voltage and settling time without consuming additional quiescent current. When an undershoot or overshoot voltage occurs in the load transient response, the undershoot voltage and settling time are reduced by increasing the gate discharging current or gate charging current of the pass transistor by the current flowing through the feedback capacitor. An adaptively biased single-stage error amplifier with a cross-coupled pair is used to improve stability without external capacitors at low quiescent current consumption. The proposed LDO regulator is implemented with a 0.18 μm CMOS process and consumes a quiescent current of 3.0 μA at a minimum load current of 0.1 mA. Compared with the conventional LDO regulator, the proposed LDO regulator reduces the undershoot voltage by 53.3% and the settling time by 55.5% without consuming additional quiescent current.
Starting Page	783
Ending Page	786
Page Count	4
ISSN	1751858X
Volume Number	13
e-ISSN	17518598
Issue Number	Issue 6, Sep (2019)
Alternate Webpage(s)	https://digital-library.theiet.org/content/journals/iet-cds/13/6
Alternate Webpage(s)	https://digital-library.theiet.org/content/journals/10.1049/iet-cds.2019.0013
Journal	IET Circuits, Devices & Systems
Publisher Date	2019-03-25
Access Restriction	Open
Rights Holder	© The Institution of Engineering and Technology
Subject Keyword	Adaptively Biased Single-stage Error Amplifier Amplifiers Circuit Stability CMOS Integrated Circuit CMOS Process Complicated Voltage-spike Detection Circuit Conventional LDO Regulator Cross-coupled Pair Current 0.1 MA Current 3.0 MuA Demodulator Detector Circuit Discriminators And Mixers External Capacitor External Capacitor-less Low-dropout Regulator Fast Transient Low-dropout Regulator Fast Transient Response Feedback Capacitor Gate Charging Current Gate Discharging Current Load Transient Response Low Power Electronics Low Quiescent Current Consumption Minimum Load Current Modulator Overshoot Voltage Reduction Pass Transistor Power Electronics Power Supply Quiescent Current Settling Time Reduction Technique Size 0.18 Mum Supervisory Circuit Transient Response Undershoot Voltage Voltage Regulators
Content Type	Text
Resource Type	Article
Subject	Control and Systems Engineering Electrical and Electronic Engineering

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Ultralow-power fast-transient output-capacitor-less low-dropout regulator with advanced adaptive biasing circuit

Power-area-efficient transient-improved capacitor-free FVF-LDO with digital detecting technique

Fast-transient high-performance 0.18 μm CMOS LDO for battery-powered systems

Fast-transient capacitor-less low-dropout regulator with assistant push-pull output stage using bootstrap technique

A Low-Power, Fast-Transient Output-Capacitorless LDO with Transient Enhancement Unit and Current Booster

A Transient-Enhanced Low-Quiescent Current Low-Dropout Regulator With Buffer Impedance Attenuation

Digital LDO regulator with analogue-assisted loop using source follower

Digital LDO modelling techniques for performance estimation at early design stage

Full On-Chip CMOS Low-Dropout Voltage Regulator

Fast transient low-dropout regulator with undershoot and settling time reduction technique

Similar Documents

Ultralow-power fast-transient output-capacitor-less low-dropout regulator with advanced adaptive biasing circuit

Power-area-efficient transient-improved capacitor-free FVF-LDO with digital detecting technique

Fast-transient high-performance 0.18 μm CMOS LDO for battery-powered systems

Fast-transient capacitor-less low-dropout regulator with assistant push-pull output stage using bootstrap technique

A Low-Power, Fast-Transient Output-Capacitorless LDO with Transient Enhancement Unit and Current Booster

A Transient-Enhanced Low-Quiescent Current Low-Dropout Regulator With Buffer Impedance Attenuation

Digital LDO regulator with analogue-assisted loop using source follower

Digital LDO modelling techniques for performance estimation at early design stage

Full On-Chip CMOS Low-Dropout Voltage Regulator

Fast transient low-dropout regulator with undershoot and settling time reduction technique